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I. INTRODUCTION
In the field of computer systems development, the
current techniques are coming under increased scrutiny
because of intolerably high coats. Hardware and aoftware
costs make up the two component parts of computer systems
development coats. One source projects software to
comprise approximately 90 percent of total system costs by
1985 [Ref. 1: p. 73. This trend applies equally to large
automated data processing systems and to special purpose
microprocessor based systems, also called embedded systems.
Total software costs for embedded computer systems, alone,
in the Department of Defense(DOD) are projected to exceed
32 billion dollars by 1990 [Ref. l: p. 83 with 40 to 75
percent of this total going to software maintenance. Si- -e
embedded computer system expenditures comprise roughly
percent [Ref . 2: p. 453 of all DOD software spending, this
clearly illustrates that ways must be found to reduce these
costs.
Current software/systems development methodologies
generally embody a life-cycle approach with various phases
such as requirements analysis, design, coding, implementation
and testing. This process is expensive, time consuming and
flawed mainly because the hardware choices are made early
in the process to insure hardware availability upon
8
commencement of system testing. Consequently* wis judgments
concerning hardware and software integration and the
inability to completely satisfy the original requirements
specification must either be 'lived with' at the end of the
project or corrected at great expense.
Automated design tools of various types seem to hold the
greatest promise in terms of increasing productivity of
systems designers and programmers. They range in complexity
from single function tools such as compilers, interpreters
and editors to fourth generation languages, applications
generators and complete software systems generators CRef . 3:
p. 63] . The key point of these latter types is that they
greatly reduce the amount of labor required to finish a
system design once the requirements specification has been
completed. Although these tools may be primarily thought of
as applying to large automated data processing projects, the
principles also apply to embedded computer systems.
Thus, similar tools exist and are being developed to aid
designers of embedded systems, examples of which are real-
time controllers and computers found in weapons systems
guidance packages.
One approach to computer-aided design tools for software
and systems design is rapid prototyping. Rather than going
through the traditional phases of the design process and
hoping that the single final product is on time, on budget,
and satisfies the requirements specification, rapid
9
prototyping allow* preliminary designs to be produced
relatively cheaply and quickly. Changes to a first
prototype can be easily incorporated into a second and the
process continues until the desired results are achieved.
The important point to be remembered is that the first step
in any design, the requirements specification. will still
require thorough research by the designer regardless of what
design tools are employed- Rapid prototyping encourages the
consideration of software and hardware simultaneously
throughout the development cycle and should result in the
optimum design of a microcomputer based product at the
lowest cost CRef . 3: p. 76]
.
A computer-aided design tool for rapid prototyping of
microprocessor based real-time controllers has been in
development at the Naval Postgraduate School since 1982.
The Computer Systems Design Environment (CSDE) was
originally implemented by Alan A. Ross CRef. 4] in 1978
based on initial research by H.N. Hatelan CRef. 5] . CSDE
has been the subject of several thesis efforts at NPGS, each
examining a different module of the system. Currently, all
components of the system have been completed, but certain
conflicts between some of them required resolution before a
successful demonstration of CSDE could be accomplished. The
subject of this thesis was to identify and resolve the
procedural conflicts that existed between certain
10
nodules of the CSDE ayatem and to complete a successful
deaonatration
.
Concurrent to this research, two projects related to
CSDE were alao completed. Mr. Greg Lukaa was hired to
perform extenaive aoftware maintenance on the CSDE program
to make it more uaer friendly and run more efficiently.
LCDR Jim Poole worked on a project to atreamiine the
phyaical proceaa of running a deaign problem through CSDE.
Poole 'a reaearch attacked a problem, documented by
Smith CRef. 6] and Riley CRef. 9], in which numeroua atepa
were required to work within the CSDE environment. The
atepa involved the aeparate uaea of the VAX 11/780
minicomputer, ALTOS Z-80 microcomputer, the Pro-Log
microcomputer, and data tranafer via modem. Poole
conatructed a single Zenith Z-100 microcomputer workstation
from which all CSDE operatione could be conducted. Thia




To better understand what the procedural conflicts were
and where they specifically existed within CSDE, a review of
the system is essential. Refer to Figure 1 CRef. 6: p. 20]
for a simplified block diagram.
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Figure 1 Current Ross Controller Design System
The basic concept of CSDE is that a designer be able to
describe a controller application functionally in a high
order language, input this description into the system and
obtain software and he dware listings that describe a
prototype implementatio of the desired application.
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Currently, three common microprocessors, the Zilog 2-80,
Intel 8080 and Intel 8086, are available for hardware
implementation depending on which microproceeeor best
•atisfiea the design requirements aa determined by CSDE.
The following discussion relates to the various blocks
in Figure 1. First, the problem statement or functional
description of the controller is written in the Computer
System Design Language (CSDL) . The syntax used by CSDL was
originally defined by Matelan and is summarized by Ross
CRef. 4: pp. 10-123. A dedicated language manual for CSDL
has not yet been developed. The CSDL problem statement
includes such things as the variables to be used, functions
to be executed and contingency/task pairs. A contingency/
task pair is simply a statement that describes which
function or task will be executed in response to a
particular condition or contingency. The problem statement
is then input to the Translator which is equivalent to
inputting a Pascal source program into a Pascal compiler.
The Translator is a compiler which reads the CSDL
program and generates four output files. Two of these four
files are required by the CSDE system and are shown in
Figure 1. The Primitive List is output in a file named
'PRIHFILE.DAT' and contains a list of primitives which
describe the input problem. A primitive is basically a
macro- instruction which is later translated by CSDE into
assembly language instructions for the chosen
13
icroproce«aor. An example of a primitive is 'a.]»pf which
causes a jump to a location if a variable is false.
The Timing File, also called the Application Timing
Table, is output in a file named ' IADEFL. DAT' and contains
attributes of the contingency/task pairs such as maximum
allowed time duration of each task and contingency and the
relative priority of each pair. This information is stored
in a table format and is used by the Timing Analyzer to
produce a monitor program for the selected microprocessor.
The monitor program (similar to a simplified operating
system) insures that all contingency/task pairs are executed
within the required time constraints as stated in the
original CSDL problem.
The third and fourth output files from the Translator
are named 'SYHFILE.DAT' and 'TRANSLATE.DAT'. 'SYMFILE.DAT'
contains the Symbol Table, also called the Environment
Table. The Symbol Table is a listing of attributes of
variables and constants such as type, precision, and value.
The Symbol Table is actually a subset of the Primitive List
CPRIMFILE.DAT'). It's use by the CSDE program is optional.
If SYMFILE.DAT is available, the Functional Mapper will read
the Symbol Table before reading the entire Primitive List
and the CSDE program will execute faster. 'TRANSLATE.DAT'
is a text file for user convenience and is not used by CSDE.
Carson used it as an aid in debugging during the development
of the Translator. Currently, diagnostics which trace
14
errors in Translator input, will deposit error messages in
this file CRef. 8: p. 28]
.
The key aspect of CSDE is how it picks the particular
microprocessor to be used and how it generates the assembly
code listing to make the system work according to the
requirements of the initial problem statement. The
primitives generated by the Translator mrm really generic in
nature. To convert them to assembly code, each primitive is
matched to an identically named primitive in the Realization
Volume that applies to the specific microprocessor that has
been selected to implement the problem. For example , the
Realization Volume for the Zilog Z-80 contains a list of
primitives and the Z-80 assembly code sequence that
implements each primitive. Thus, the Functional Mapper
would take the primitive, 's.jmpf, which had been produced
by the Translator and match it to 'sompf in the Z-80
Realization Volume. The primitive, 'sompf, is implemented
or realized with three Z-80 assembly language statements.
This matching process is called functional mapping because
the Translator primitive is mapped into the Z-80 Realization
Volume. Details relating to variables, precision, and
timing are addressed by Ross CRef. 4: pp. 79-853
.
The Library of Realization Volumes (Figure 1) currently
contains three volumes based on three microprocessors. An
Intel 8080 Volume was developed by Ross during his original
research and an Intel 8086 volume was added by A. J. Cetel
15
[Ref. 73. The Z-80 volume, added by Smith CRef. 63, was
chosen for use during this thesis research because the
prototype computer used for demonstration is currently
configured for Z-80 operation.
Device Description and Library Update (Figure 1) refer
to the process of adding new Realization Volumes in the
future as well ^m updating currently existing volumes. This
process is extremely complex because a Realization Volume
not only 1 ludee software primitives and their assembly
language translations, but also contains hardware primitives
which describe the chips or multi-chip circuit boards
required to implement the software primitives. In the Z-80
Realization Volume, all hardware primitives refer to circuit
boards rather than individual chips because Smith designed
his Volume for the Pro-Log computer. The Pro-Log can be
reconfigured easily by installing different boards as
required CRef. 13] . An example of a Z-80 hardware primitive
is 'h.otod' which calls for an 8 bit analog to digital
conversion board. The actual translation of 'h.atod'
specifies items like which circuit board to use and which
jumper pins should be connected or disconnected.
The hardware listing produced by CSDE for a given design
is the indirect result of the software primitives generated
by the Translator. As Translator-produced software
primitives are successfully mapped to software primitives in
a Realization Volume, hardware is also specified.
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Translations of software primitives in the Realization
Volume contain references to hardware primitives, also
contained in the same Realization Volume. For example, the
translation for a software primitive like 'a.clockon25 /
(generate a 25 millisecond clock) contains the statement,
'include h. clock'. 'h. clock' is the 2-80 hardware primitive
which details the connections for the counter-timer chip on
the CPU circuit board to produce a 25 millisecond clock.
Modifications or additions to software primitives in a
Realization Volume must also be accompanied by appropriate
changes to hardware primitives. This insures that a
realizable controller design, in terms of software and
hardware, can still be produced by CSDE.
B. FOCUS OF THESIS
The Translator module of the CSDE system was not
developed by Ross during his initial research. During
subsequent thesis research at NPGS the Translator module was
written by T. H. Carson CRef . 8] . Concurrent to Carson's
work, the 2-80 Realization Volume was developed by Smith
CRef. 63 . A successful demonstration of the complete CSDE,
from input to operation, is the subject of this thesis.
Previous discrepancies between these two modules prevented
such a demonstration.
The discrepancies involved differences between the
primitives that were produced by the Translator and
17
primitives that were available for use In the Z-80
Realization Volume. For example, the Translator generates
a primitive called 's.sensecond' which relates to sensing a
condition or testing for a certain flag. There was no
's.sensecond" primitive in the Z-80 Realization Volume.
This did not mean that the Z-80 Volume lacked primitives
that could implement the function of 's.sensecond'. Rather,
the problem may only have existed in the names used to label
the same macro-instruction. This problem of discrepancies
between primitives generated by the Translator and those
available in the Z-80 Volume caused CSDE to abort an
attempted controller implementation with a Z-80
microprocessor when such a discrepancy was encountered.
To correct the discrepancies with primitives, all
primitives available from the Translator were compared to
those present in the Z-80 Realization Volume. For Transla-
tor primitives lik 's.sensecond', which had no matching Z-
80 primitives, a solid understanding of the function of the
primitive was gained. Then the Z-80 Volume was examined to
see if the function in question was labeled with a different
name or implemented in a different manner. Corrective
actions consisted of modifying old primitives and adding new
primitives to the Z-80 Realization Volume so that all
primitives produced by the Translator can now be realized
except for 's. in/outport'
.
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Once the discrepancies with primitives were corrected,
sample demonstration problems were run through the entire
process to test each new primitive and those old Smith
primitives retained in the revised Z-80 Realization Volume.
The demonstration problems were simple and only proved that
each primitive could be processed by the CSDE system based
on a single set of data. This brings to light the general
problem of systems testing within the computer industry.
Just because one problem was successfully demonstrated in
CSDE does not mean other errors do not exist. However,
exhaustive testing was not possible during the scope of this
research just as it is rarely possible in industry.
19
III. METHODOLOGY
The task of identification and correction of
diacrepanciea between output from Carson's Tranaiator and
primitives available in Smith' a Z-SO Realization Volume ia a
difficult software maintenance project. The importance of
well documented code and the deairability of a face to face
turnover between paat and current reaearchera waa made pain-
fully clear aa work progressed. The primary sources of
information regarding CSDE were more than adequate with the
availability of Matelan's reports, Ross's thesis, and LtCol
Ross, himself. Information regarding Carson's Translator
consisted of his thesis, a loose sheet summarizing
Translator produced primitivea (Appendix A), and a CSDL test
program (Appendix B) designed to produce a primitive list
(A pendix C) containing all primitives available from the
Translator. Theae last two items proved invaluable in
helping to determine the functional meanings of the
Translator produced primitivea. Information regarding
Smith'a 2-80 Realization Volume consisted of his well docu-
mented thesis and a simple but important demonstration
problem written and discussed by Riley CRef. 9: Appendix
E.] .
Initially, a comparison waa made between software
primitives in the Z-80 Realization Volume and those
£0
available fro* the Translator for one to one correspondence.
The net result was that 15 of 39 possible primitives
available from the translator had no matching primitive in
the 2-80 Realization Volume. Thus, the first task was to
write new primitives for the 2-80 Realization Volume to
match the outstanding 15 from the Translator.
Smith wrote 68 software primitives for his 2-80
Realization Volume. It would seem to be a fairly reasonable
task to write 15 more. Some were relatively easy while a
few were not constructed for reasons discussed later.
A. DETERMINING MEANINGS OF NEW PRIMITIVES
The general approach to writing a new 2-80 primitive is
to first examine the part of the CSDL language that the
primitive represents and to understand what it means. Since
no language manual exits for CSDL, one must examine the
actual syntactic structure that corresponds to the
primitive. Carson made this correspondence through the use
of production numbers. Each CSDL primitive listed in
Appendix A has a production number which corresponds to the
production number of its syntax structure. The CSDL syntax
structures are displayed in Backus-Naur form which is a
standard representation of the syntax structures of a
computer language CRef. 10: p. 163. Originally conceived by
Metelan, CSDL was refined by Carson when he developed his
Translator and is displayed by production number in his
£1
thesis [Rof . 8: pp. 47-543 . The syntax structure for a
given primitive serves as the basis for development of a new
primitive realization. Newly developed primitives are
discussed individually in subsection C of this chapter and
the CSDL syntax structures thst apply are listed as each one
is discussed.
In most cases, the Backus-Naur syntax structures were
insufficient to determine the meanings of new primitives.
One also had to study the applicable portion of Carson's
CSDL test program and look at the corresponding set of
primitives. In this manner one could see the context in
which the primitive was used to better determine its
meaning. For example, to determine the meaning of
's.fixedwait' first look at its syntax structure in figure
2. Note that a word not enclosed in brackets is called a
<WAIT> ::= WAIT <PERIOD>
/ WAIT <EXPRESSION> : <PERIOD>
<PERIOD> ::= -NUMBER* <TIME MEASURE>
<TIME MEASURE> ::»H/M/S/MS/US/NS
Figure 2 Syntax Structure Corresponding to 's.f ixedwait'
terminal and a word that is enclosed in brackets, < >, is
called a nonterminal. Terminals appear in a CSDL problem as
is, while nonterminals are located elsewhere in the Backus-
Naur description of CSDL until they ultimately are defined
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as terminals . In this case <PERIOD> can ultimately be a
number and measure of time ranging from hours to
nanoseconds. The syntax for 's.fixedwait' is relatively
straight forward but the format for construction of a
primitive has still not been made clear.
The next step is to look at the primitive list generated
by the Translator from the CSDL test program to find
's.f ixedwait' . A segment of the primitive list containing
's.fixedwait' is shown in Figure 3. This primitive list was
P 33t. generated for: KBINPMAIN ••«•••••
P 34s.proc (KBINPMAIN:)
P 35s. assign (MENU , ©C02 : 8 , 8)
P 36s.issuevent (MENU: 8)
P 37s . sensecond (KEYCHAR:8)
P 38s. eq (QT01 , KEYCHAR, 0C01 : 8, 8, 8
)
P 39a.jmpf (0TO1, 002:8)
P 40s. assign (MINTAC,0CO1 :8,8)
P 41s. loc (002:)
> P 42s.fixedwait (10) <
P 43s.exitproc (KBINPMAIN:) »•••••»•
Figure 3 Primitive List Segment Containing 's.fixedwait'
generated for TASK KBINPMAIN in the procedures section of
the CSDL test program, shown in Figure 4. By looking back
and forth between the these two figures one can understand
each CSDL construct and its matching primitive. In the case
of 's.fixedwait', 'WAIT IONS' results in the primitive
's.fixedwait (10)' and means that when the 'WAIT'
instruction is encountered no other tasks are to be executed
or contingencies checked until the specified time has
23
elapsed. This definition of ' s. f ixedwait ' was confirmed by




IF KEYCHAR=1 THEN MINTAC :*1; END IF;
> WAIT 10MS; <
END KBINPMAIN;
Figure 4
CSDL Problem Segment Corresponding to Primitives in Fig 3
was consulted prior to construction of ill other primitives
in question because of his familiarity with Matelan's
concepts of the CSDL language.
A final source of information to be checked prior to
actual 2-80 primitive construction is one or both of the
other two currently existing realization volumes. For
example, Ross wrote an 's.fixedwait' primitive for his Intel
8080 Realization Volume CRef . 4: p. B-4] . This provided an
excellent model from which to work with good examples of the
proper placement of CSDE statements as well as the assembly
language statements that would cause the controller to
execute the function of this primitive.
B. COMPUTER SYSTEM DESIGN LANGUAGE (CSDL) PHILOSOPHY
Before discussing actual primitive construction an
important question needs to be answered. Why only construct
primitives in the Z-80 Realization Volume to match existing
primitives available from the Translator instead of changing
£4
the Translator to produce primitives to match the ones
originally available in the Z-SO Realization Volume?
The philosophy of CSDL is that the designer should be
able to specify the functional design of a controller
totally independent from the knowledge of any specific
hardware that might be used to build it. The structures
available in CSDL are generic in nature and allow the de-
scription of arithmetic, logical, and input/output
operations that could be applied to any computer-based
controller. Thus, the primitives that are available from
the Translator are a direct reflection of the CSDL language
as originally defined by Mate i an. To change the Translator
so it would produce a primitive such as 's.atod' would first
require a change to CSDL. A syntax structure would have to
be added such that a designer could specify an analog to
digital signal conversion during an input/output operation.
Why did Smith include an 'e.atod' primitive in the Z-80
Realization Volume?
Smith included many primitives whose functions are not
supported by CSDL. Some, like 'e.atod', were written to
provide the capability to use the hardware that was
available to him. In this case, one of the boards currently
available is a Pro-Log compatible analog to digital
conversion board, a Hostek mdx-a/d8 board. Another is
's.clockcons' , written to enable use of the 3-channel clock
that is co-mounted with the cpu on the Z-80A cpu board. As
£5
it stands now, an analog to digital function can not be
included in a controller designed within the scope of CSDE
and would have to be added externally once the CSDE
controller design was realized.
In addition to hardware specific primitives. Smith also
included specialty primitives such as 's.consfp', 's.varfp',
and 'a.fptoieee' to handle internal data represented in
floating point notation. Here too, CSDL does not allow the
designer to oe this specific.
The net result is that the modified Z-80 Realization
Volume produced by this thesis research excludes many of
Smith's primitives. If the CSDL language is expanded in the
future some of these deleted primitives might then be
included.
The final reason for not making any changes to the
Translator is the lack of expertise of this researcher in
the area of compiler design and construction. This also
makes it impossible to correct a few formatting errors that
occur in the Translator's output files. These formatting
errors cause the CSDE program not to accept a logically
correct CSDL problem straight from the Translator. The
specific errors discovered are discussed in Chapter 4 and
summarized in Appendix G.
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C. PRIMITIVE CONSTRUCTION
Having determined the meaning of tha new primitive to be
constructed, the firat atep in construction was to write the
2-80 aaaembly language routine that would accomplish the
desired function. The routine waa then tested independently
to eliminate logical and syntax errora prior to inclusion in
the rest of the primitive body. Although the routine could
be tested separately on any CP/M 2-80 microcomputer, it waa
eaaily teated right on the Pro-Log utilizing the Zenith Z-
100 workstation set up specifically for CSOE research.
Thia workstation conaiata of the 2-100 connected to the Pro-
log and connected to the VAX 11/780 on which the Tranalator
and the CSDE program both reaide CRef . 12]
.
To test a routine, it was first written on the 2-100
using an editor or word processor like Wordstar in non-
document mode. It waa then aaaembled and linked using the
procedures set forth by LCDR Jim Poole. developer of the
CSDE work atation CRef. 12]. The atarting addreaa apecified
at time of linkage muat be 4000h since this is where user
addreaaable RAM atarta in the Pro-Log. Once the routine waa
linked ita reaultant hex file waa downloaded to the Pro-Log
uaing the AMDS program reaident on the 2-100 and on an EPR0H
atarting at OOOOh in the Pro-Log. Detailed procedures are
contained in Poole's thesis. Having downloaded the routine
into the Pro-Log, it was run by pressing the reset button on
the Pro-Log then typing G4000 on the ADM-3 monitor which is
27
also connected to the Pro-Log. Results were checked by
inspecting the contents of appropriate memory locations,
again using the facilities of the AMOS monitor in the Pro-
Log. This same procedure was used to test programs
generated by CSDE except that instead of creating the
assembly routine on the Z-100, the assembly program output
from CSDE was downloaded from the VAX to the Z-100.
In the case of 's.f ixedwait' , for example, the assembly
code consists of two down counter loops, one nested inside
the other, that delays the cpu from doing anything else as
its executing the loops. For demonstration purposes, it was
linked to a short routine to display some letters on the
Pro-Log once the software delay had been completed. The
delay was written to handle time in milliseconds vice
microseconds so that the user could see the delay by timing
the interval with a watch from the time the routine was
started until the letters actually appeared on the Pro-Log
display. The reference for Z-80 assembly language was Zaks'
Programming the Z-60 CRef. 14] and the reference for writing
the letter display routine was the users manual for the Pro-
Log 7303 Keyboard/Display Card CRef. 15: p. 3-5].
Once the assembly language routine was written and
tested the rest of the primitive was constructed. There are
very strict formatting requirements for the construction of
a primitive. Detailed instructions are contained in Ross's
thesis CRef. 4: pp. 79-85.] and particular attention must be
£8
paid to the coluin dependencies and format for the arguments
contained in the primitive title line. The best way to
understand primitive construction format is to study
previously written primitives by Ross CRef. 4: Appendix B]
and Smith CRef. 6: Appendix C]
.
When the primitive was finished it was added to the 2-80
Realization Volume. The Volume is normally contained in a
file called RELIZE.MAC although the CSDE program allows the
designer to name the required files anyway he chooses. Its
format is strict in that the first portion of the Volume
must be an index of the primitive title lines in
alphabetical order. The last 4 numbers following the second
colon of each title line specify the first occurrence of a
CALC line, the first occurrence of an ATTR line and the
beginning and ending line numbers locating the primitive
within the Volume. To make the addition or deletion of
primitives to the Volume easier, a program is available on
the VAX called F0RMAT.EXE. It takes as input just the prim-
itives, stripped of line numbers and with no index. The
primitives must start in column 6 and the last 4 numbers
specified in the primitive title lines can be delineated
simply as spaces or asterisks such as in 's.fixedwait
<time:0, 1275:15,
-5, 18, , ,•«»«,«««»)'. If certain values in
a title line are to be left intentionally blank such as in
'h.cardcage (::
, , ,0,0, »««•,«•«•)', the blanks must be
present before input to FORMAT or else FORMAT will inject an
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extra cona into the primitive title line. The FORMAT
program will create the index, add line numbers* and
correctly fill in the last 4 numbers in each primitive
title line. To use the formatter, type RUN FORMAT. It will
ask for an input file name which is the file containing the
unnumbered primitives. Then it will ask for an output file
name which should usually be RELIZE.MAC. The resultant
output file is ready for use by the CSDE program.
Because of the variation n complexity of the new
primitives, it is important co discuss specific aspects
that make each one unique. This should help future
researchers if CSDL or the Translator is modified and more
primitives need to be added to the Realization Volume. The
following primitives were added to the 2-80 Realization
Volume: a.inputport, s.sensecond, s.outputport, s.issuevent,
s.fixedwait, a. call, s.equivalenc, s. implicate, s.forcons,
s. whilestart, a. in, s.ni, s.stboolwait, s.boolwait, and
s.waitleast. These new primitives along with relevant
primitives from Smith's original 2-80 Realization Volume can
be found in the revised 2-80 Realization Volume in Appendix
E. Each of the constructed primitives is discussed below.
The primitive, 's. in/outport' , was not constructed. The Z-
80 Realization Volume now contains a realization of every
primitive that can be invoked by the Translator except for
' a . in/outport'
.
1. Input/Output
Five different primitives relating to input/output
(I/O) are produced by the Translator which were not present
in Smith's 2-80 Realization Volume. They are 'a. inputport
'
,
'a.aenaecond' , ' a. outputport ' , ' a. iaauevent' , and
' s. in/outport' . A discussion of Matelan'a philosophy
towards I/O is appropriate before describing primitive
details.
Matelan stated that 'type' refers to how data may be
used rather than how it is stored. Traditionally, we think
of types in the latter sense, such ^m a variable being
specified as type integer or real. CSDL allows 3
transmission types: INPUT ONLY, OUTPUT ONLY, and DUPLEX
(input and output) CRef . 10: p. 18] . To understand the
differences a real world example is presented.
If a controller were to periodically sense the
position of a valve, the valve would need to produce a
proportional analog output signal which would then be
converted to a digital signal by an analog to digital
converter. This digital signal would be available via a
specific line to a specific port which would be uniquely
addressed by the cpu of the controller. This port would be
for INPUT ONLY with data on the current valve position
always available.
A typical hardware I/O implementation for a Z-80
microprocessor might involve using a parallel input/output
31
interface chip <PIO>, which provides 2 or 3 ports. A port,
here, refers to an 8-bit connection that may be used for
input or output CRef. 11: p. 1623. A PIO chip is
programmable to set the direction for which the ports will
be used. To provide INPUT ONLY, the software must first
select the port to which the position signal is sent and
program the PIO so that the selected port is set up in the
INPUT direction. Once the port is set up, information can
be read from it as often as the programmer desires with a
simple instruction such as the Z-80 "in a,<n)", where 'n' is
the port address and 'a' is the accumulator.
The primitive, 'a.inputport', comes from the CSDL
syntax, <INPUT SPEO : : = INPUT: TRANSMISSION BODY> END INPUT,
and the primitive, 'a.aensecond', comes from the CSDL
syntax, <DATA INPUT>::= SENSE (<NAHE>). Using the valve
example, source to and primitives generated by the












Figure 5 CSDL Implementation of Input
^Sc.'
'a. inputport' , would be used to eat up the deeired port for
input (i.e. aend appropriate control code to the PIO) and
' s .sensecond' , would be uaed to actually get data from the
deaired port into the cpu.
Similarly, the controller ahould be able to aend a
digital output aignal via a digital to analog converter to
the valve poeitioning motor. Thia would be an OUTPUT ONLY
function. The primitive, 'a.outputport' cornea from the CSDL
syntax, <OUTPUT SPEO : : * OUTPUT: <TRANSMISSION BODY> END
OUTPUT, and ' a . iaauevent ' coaea from <DATA OUTPUT> : : = ISSUE
(<NANE>). The primitive, 'a.outputport', would be uaed to
aet up the deaired port for output (i.e. aend the appro-
priate control code to the PIO) and 'a. iaauevent' would be
uaed to actually aend the digital valve poeitioning eignal
to the deaired port for output.
The implementation of data tranamiaaion type DUPLEX
ia more complex. Duplex meana the capability of INPUT AND
OUTPUT through a aingle port with no prior aet up.
Theoretically, thia might imply uaing a PIO that did not
require control codea to aet up the direction of one of ita
porta prior to uaing that port. Data could be 'sensed' from
or 'iaaued' to a port defined aa duplex without having to
worry if the port waa configured correctly. In the event
that duplex waa not implemented solely through the use of a
non-programmable PIO, it might be achieved by including code
within the 'a. iaauevent' and ' a . aenaecond ' primitivea
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to change port direction whenever an output or input
was required. Under what conditions would a designer desire
a DUPLEX transmission type? Perhaps there are hardware
restrictions that limit the number of ports available to the
controller and DUPLEX is the only way to satisfy all of the
I/O requirements of the external device being controlled.
The CSDL philosophy is that the designer is not concerned
with hardware when he originates his design. Hardware is
determined by the realization volume, whose software
primitives are written for a fixed set of components
specified by the hardware primitives. If a designer inputs
one design into CSDE with too many INPUT ONLY or OUTPUT ONLY
data transmission types, CSDE might declare the design not
realizable for a given microprocessor type such as contained
in the Z-80 Realization Volume. In the case of the Z-80
Volume, hardware is specifically configured at the board
level and I/O software pri; tivea must incorporate the
programming guidelines of the board manufacturers.
Alternately, if the designer resubmitted his design using
more DUPLEX types in lieu of separate INPUT and OUTPUT
types, the design might be realizable.
There are no PIO devices installed in the hardware
currently allowed by the Z-80 Realization Volume. If a PIO
chip was installed, a DUPLEX data transmission type
primitive could be added to the Z-80 Volume by constructing
the 's.in/outport' primitive such that it emulates the
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DUPLEX function. One possible scheme might be that when a
DUPLEX type is declared , it is automatically set up to a
default node of INPUT only. Data say be 'sensed' from the
referenced port with no change in port setup. If data is
'issued' to this port than a software mechanise must exist
to reset the port for OUTPUT first and, upon completion of
the data output, reset the port to its default configuration
of INPUT ONLY.
In the case of the Z-80 Realizaion Volume, a single
data port on the Pro-Log keyboard/display card is available
for input or output. A single control port is also
available to control the mode of display of data once it has
been output from the CPU to the keyboard/display card. Data
sent to the control port controls the output display and not
the data port. Thus, this single data port is DUPLEX in
nature since no control codes are required to configure it
for input or output. However, no DUPLEX function, i.e. an
s.in/outport primitive, has been added to the Z-80 Volume.
Because of the simple hardware available, it would merely
duplicate the functions of the 's. inputport' and
'a.outputport' primitives. More importantly, a flaw exists
in the Translator which will not allow data to be 'sensed'
or 'issued' through a variable that has been declared as
DUPLEX.
To demonstrate the concepts of I/O for this thesis,
the I/O primitives have been constructed very simply. The
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hardware they uee ia the Pro-Log keyboard/display board
which only haa one data port addressed at dOh. The value of
the digital aignal available at the port can be determined
by inapection of the 8 leda on the board, repreaenting bita
through 7 read right to left. The 's.outputport'
primitive creates an output variable used to hold the
output value, cleara the led display, and sends a control
code to the board 'a single control port, dlh, to disable the
alphanumeric display. The ' a. iseuevent ' primitive outputs
the contents of the output variable declared by
'a.outputport' to the data port. The value can then be
deterained by inapection of the 8 leds.
The primitive, ' a. inputport' , creates an input
storage location. No other actions are required becauae of
the very limited I/O facilities of the Pro-Log
keyboard/diaplay card. With only one data port available
for input, no control codes are required. When more complex
I/O hardware is available this primitive will require
modification. The primitive, ' s. sensecond' , is slightly
artificial in that a conversion routine wae added to accom-
modate the 2 rocker switches on the keyboard/display card.
Theae switches directly control the contents of bits 6 and 7
(assumes bits numbered to 7) of the 8-bit data port when
it ia 'sensed' for input. Thus by masking out all but the
left moat 2 bita, 4 possible values can be 'sensed' for
input aa directly controlled by the position of the rocker
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switch©*. Four possible input values were sufficient for
the demonstration problems attempted. Exact details ^s to
switch positions can be found in the comment lines of the
primitive in Appendix E.
2. S.fixedwait
The primitive, 's.fixedwait', has already been
discussed in section III. A. There are a few additional
points of interest.
This primitive contains an attribute line in
addition to comment and calc lines. Attribute lines are
used when the length of time of execution of a primitive is
directly related to one of its input values. In this case,
the input value is the desired time delay in milliseconds
and also controls the length of execution of the primitive.
Normally, the maximum execution time for a given primitive
appears in the primitive title line as the second number
after the second colon. The units are in clock cycles. A
negative number is treated as a flag to indicate that the
actual attribute needs to be calculated at code generation
time. The flag is also the offset value, starting from the
primitive title line, of the line number where the attribute
calculation can be found.
In the case of 's.fixedwait', the attribute line is
'attr time «<time>«4000' and means take the input value and
multiply it by 4000, with the result being the real
execution time for this primitive in terms of clock cycles.
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The factor of 4000 cornea from the fact that 1 millisecond
equala 4000 clock cyclea with a 4 Hhz clock. The Z-80A
supplied on the Pro-Log cpu board usee a 4Mhz clock.
There is a format error in the way the Translator
produces this primitive. Specifically, there is a missing
colon; the format should be 's.fixedwait (10: >' instead of
's.fixedwait (10)'. Normally the missing colon would cause
a fatal error within the CSDE program but the program has
been modified to accept 's.fixedwait' without the colon.
Informative error messages still result to remind the
designer that the Translator requires modification.
3. S.call
The primitive, 's.call', comes from the syntax,
<PERF0RM TASK> :: = »ID», and gives the designer the ability
to execute one task froa inside another task without first
having to check the other task's associated contingency.
The Z-80 code to implement this primitive consists of a call
instruction to a label that marks the desired task's
subroutine. Although logically correct, this primitive is
not useful within CSDE because no mechanism exits to account
for the extra run time that is incurred when a task is
executed in this manner. If 's.call' is used, CSDE will not
have an accurate execution time statistic for a given design
and could falsely generate a realization of a problem that
does not meet the designer's timing requirements.
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4. S.eouivalenc and S. implicate
Both of these primitives perform logical comparisons
between two expreeeions in the same manner am 's.or' or
's.and'. The inputs to them are the boolean results of 2
expressions, true (ff hex) or false (00 hex). The output is
a boolean result according to the specified truth table
CRef . 16: p. 81] . Truth tables for both primitives can be
found in Appendix E in the comment lines for each primitive.
The CSDL syntax for 's.equivalenc' is ' EXPRESSION > ::
<EXPRESSION> « <EXP_2>' and for 's. implicate' is '<EXP_2>
::* <EXP_2> »> <EXP_3>'.
5. S.forcons
This primitive marks the top of a for-loop and was
already included in Smith's Realization Volume under the
primitive name 's. forstart' . Statements have been added to
properly account for changes in execution time that arise
depending on how many times a for-loop is executed. Also,
the arrangement of arguments within the title line is
slightly different from the format output from the
Translator because of the rules by which primitive
realizations must be constructed. The CSDL syntax is ' <F0R
HEAD> :: FOR »ID» FROM < EXPRESS ION > TO < EXPRESS I ON > : <MAX
LOOP C0UMT>'.
To accurately keep track of total execution time
during loop operations Ross incorporated the global
variable, 'reps', in the CSDE program. The value of 'reps'
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is the factor by which the execution time of each primitive
is sultiplied prior to being accumulated by the timing
analyzer. It is normally set equal to 1 but in the case of
a loop it is set equal to the value of max loop count
specified by the designer. Once the 'e.forend' primitive is
encountered, the value of 'reps' is reset to the value it
had upon entering the for-loop. Previous values of 'reps'
are saved and recovered through the use of a stack inside
the CSDE program. This stack is only used for the global
variable 'reps' and manipula d with the statements, 'calc
push reps' or 'calc pop reps'. This stack arrangement
allows the construction of nested loops.
The format of the realization title line is
slightly different for the primitive format generated by the
Translator because of an error related to the positioning of
the value for max loop count. Currently the Translator
output appears as follows:
s.forcons < COUNT, ®C02,9C04, 803, 904 :8,8,8, 120)
.
The criteria section of the title line (to the right of the
colon) should contain only values corresponding to the
variables in the argument section (to the left of the
colon). In this case there are 3 variables and 2 labels in
the argument section and as such there should only be 3
values in the criteria section. The value, 120, is the
specified max loop count and should be in the argument
section instead of the criteria section in order to be
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available within the primitive. Consequently, the primitive
realization was constructed to accept the following format:
s . forcons ( COUNT , 0C02 , 0CO4 , S03 , 004 ,120:8,8,8).
The max loop count value also appears in the 's.forend'
primitive as generated by the Translator. It is not
required for proper construction of a for- loop and is
ignored. Manual editing of the primitive list output file
from the Translator is required whenever the for- loop
primitives appear. Otherwise a fatal error will result upon
running the CSDE program.
6. S.whilestart
This primitive is used in conjunction with the
primitives, 's.whilecon' and 's.whend' to construct a while-
do-loop. Its functions are to establish a label for the
beginning of a while-do-loop and manipulate the max loop
count using the global variable, 'reps'. This is similar to
the method used in 's.forcons'. The CSDL syntax is '<WHILE>
::* WHILE'. Again, there is a problem am to where the max
loop count is placed.
The CSDL syntax currently calls for max loop count
to appear in the 's.whilecon' primitive and not in
's.whilestart'. This is wrong because the condition to be
checked to determine if the while-do-loop should be
continued appears as other primitives between 's.whilestart'
and 's.whilecon'. Thus, these primitives, as well as the
primitives appearing between 's.whilecon' and 's.whend', are
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•xecuted for every repetition of the loop. For correct
timing statistics the execution times for both the
condition checking primitives before ' s . whi lecon ' and the
action primitives after 'a.whilecon' be must multiplied by
max loop count. This requires that the max loop count value
appear in 's. whilestart ' . The primitive realizations have
been written accordingly. Editing of the primitive list
output from the Translator is required whenever the while-
do- loop primitives are generated. Examples of the changes
required are shown in Figure 6.
Sample Output From Translator (unedited)
P 31s. whilestart (603:
)
(condition checking primitives)
P 33s.whilecon (ST01, 004:4) < '4' is max loop count.
Precision of 0TO1 is
(action primitives) missing.
P 3ds.whend (003,004:)
Required Format for Input to CSDE Program
P 31s. whilestart (©03,4:
)
< Max loop count here.
(condition checking primitives)






Figure 6 Changes Required For 'a. whilestart'
7. S.in and S.ni
The** primitives are produced when a timed block is
specified. A timed block is a nested set of actions within
a task or function, with its own timing criteria. This
timing criteria is in addition to any criteria specified for
the parent task or function in the application timing table.
An example can be found in Appendix B within the function
'TPOLL'. The syntax for s.in is <TIMED_BLOCK_HEAD> ::= IN
<PERIOD> and for s.ni is <TIMED BLOCK>::= <TIMED_BLOCK_HEAD>
DO <STNT GP> END IN.
These primitives are in the same format as they
originally appeared in Ross's 8080 Realization Volume. They
were added to the Z-80 Volume for purposes of completeness
only and cannot be used in their present form. This is
because the mechanism by which the CSDE program would
implement a nested timing requirement is not functional.
No effort was expended to correct this problem because it
was reasoned that if a designer had an inclination to
specify a timed block he could just as easily take the
actions in question and put them in a separate task or
function.
8. S.Stboolwalt and s.boolwait
These primitives are generated when a boolean wait
construct is specified. This construct would be specified
by a designer when he wanted to check the results of an
arithmetic expression for a fixed time period. The
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expression is checked until either the reeult is true or the
specified time has expired after which the reat of the task
ia executed. An example can be found in Appendix B in the
taak, 'MSGDSPLY'. The syntax for 's.stboolwait' ia <WAIT
HEAD> ::= WAIT UNTIL and for 'a.boolwait' ia <WAIT UNTIL>
::= <WAIT_HEAD> <EXPRESSION> : <PERIOD>
.
The logic of the realization is fairly simple. The
primitive, 's.stboolwait', sets the time to check the
expression by calling another primitive, 's.setime'. This
is analogous to setting a timer, in this case the counter
timer chip (etc) on the Pro-log cpu board. Then it
establishes a label for the top of a mini polling routine.
The expression primitive would appear between 's.stboolwait'
and 'a.boolwait'. Finally, 'a.boolwait' completes the
polling loop by first checking the result of the expression
primitive. If the result is true the routine is exited. If
the result is false, the current time is read from the etc.
If the time is expired the routine is exited. Otherwise a
jump is executed to the top of the loop.
The primitive, 's.setime', is not generated by the
Translator. It was written as a aeparate primitive to
maintain the modularity of the Realization Volume and to
allow testing of the CSDE 'call' inatruction in the
primitive, 'a.atboolwait' . It sets up the etc as a
down counter which decrements at 1 ma intervals. Details of
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available within the primitive. Consequently, the primitive
realization was constructed to accept the following format:
s.forcons (COUNT, «C02,®C04,®03 ,004, 120:8,8,8)
.
The max loop count value also appears in the 's.forend'
primitive as generated by the Translator. It is not
required for proper construction of a for-loop and is
ignored. Manual editing of the primitive list output file
from the Translator is required whenever the for-loop
primitives appear. Otherwise a fatal error will result upon
running the CSDE program.
6. gfWhilsfrtart
This primitive is used in conjunction with the
primitives, 's.whilecon' and 's.whend' to construct a while-
do-loop. Its functions are to establish a label for the
beginning of a while-do-loop and manipulate the max loop
count using the global variable, 'reps'. This is similar to
the method used in 's.forcons'. The CSDL syntax is '<WHILE>
::* WHILE'. Again, there is a problem as to where the max
loop count is placed.
The CSDL syntax currently calls for max loop count
to appear in the 's.whilecon' primitive and not in
's.whilestart' . This is wrong because the condition to be
checked to determine if the while-do-loop should be
continued appears as other primitives between 's.whilestart'
and 's.whilecon'. Thus, these primitives, as well as the
primitives appearing between 's.whilecon' and 's.whend', are
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Thus, there would be no reason to incorporate a polling
routine, knowing the reeult could never change. The CSOL
syntax and the Translator should be corrected to allow
additional primitives within the boolean wait routine such
as 's.aensecond' . It would then be possible for the result
of the final expression to change during the specified time
period. The boolean wait realizations have been written
accordingly.
9. g ? walUeq+^
This primitive generates a software delay that is
computed by multiplying the integer result of an arithmetic
expression by a specified time period. The integer result
is passed to 'a.waitieast' from primitives that appear above
it. The specified time period appears in 'a.waitieast'.
The syntax for it is <WAIT>::= WAIT <EXPRESSION> : <PERIOD>.
An example can be found in Appendix B in the task, MSGDSPLY
.
When code from this primitive is incorporated into a
task the execution time of that task becomes variable based
on internally computed results when the controller program
is running. Since these changes in execution time occur
completely external to CSDE, there is no way to achieve
accurate timing statistics when the program is generated
unless the designer can specify some maximum delay in the
CSDL problem. Additionally, since the integer result passed
to 'a.waitieast' is passed via a variable and not an
absolute number, the loop structure used in the
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' a .wait least' realization required several additional
arguments to be present in the title line than those
generated by the Translator. The differences are displayed
in Figure 8 as well as proposed CSOL syntax changes. Note
that editing the primitive list requires more than just
changing the 's.waitleast' title line. An additional




"WAIT SABLE+1: 500MS: 1500MS"
S max time
integer result > !_ period
from this
expression
Sample Output From Translator (unedited)
P 47a. wait least (©T01 ,8:500)
Required Format for Input to CSDE Program
(with argument explanations)
1 2 3 4 5 6
P 47s.waitleast (©T02,©T01, ©05, ©06,500, 1500:8,8)
1 - variable to be used for loop counter
2 - variable containing integer result
3 - top label
4 - bottom label
5 - time period
6 - max allowed time period
Figure 8 Changes Required for 'S.waitleast'
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implementation can be found in the comment lines for
's.setime' and 'h. clock' in Appendix E.
The CSDL syntax currently calls for the time period
to appear in 's.boolwait' and not in 's.etboolwait' . This
is wrong because CSDE needs the time period at the beginning
of the boolean wait construct to insure accurate timing
statistics are kept. This is accomplished by use of an
attribute line in 's.etboolwait' as is similarly done in the
primitive, 's.fixedwait' . Editing of the primitive list
output from the Translator is required as shown in Figure 7.
Sample Output From the Translator (unedited)
P 36a.stboolwait(©03:>
P 37s. eq (©T01 , LIGHT, QC06 :8,8,8>
p 38s.boolwait (8T01 , ©03,®04 :8, 1700) <-- 1700 is period
in MS
Required Format for Input to CSDE Program
P 36s . stboolwait (©03 , 1700:
)
<-- time period
P 37s. eq (©T01 , LIGHT, ©C06:8, 8,8) here
P 38s. boo 1 wait <©T01 ,©03, ©04 :8)
Figure 7 Changes Required For Boolean Wait Primitives
A logical error exits in CSDL relating to the
expression primitives that may appear between ' s. stboolwai t'
and 's.boolwait'. Currently, only one expression may appear
which means that once the boolean wait routine is entered
there is no way that the result of the expression could
change while waiting for the specified period to expire.
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7. S.in and S.nl
These primitives are produced when a timed block is
specified. A timed block is a nested set of actions within
a task or function, with its own timing criteria. This
timing criteria is in addition to any criteria specified for
the parent task or function in the application timing table.
An example can be found in Appendix B within the function
'TPOLL'. The syntax for s.in is <TIHED_BLOCK_HEAD> ::= IN
<PERIOD> and for s.ni is <TIMED BL0CK>::= <TIHED_BLOCK_HEAD>
DO <STMT GP> END IN.
These primitives are in the same format as they
originally appeared in Ross's 8080 Realization Volume. They
were added to the Z-80 Volume for purposes of completeness
only and cannot be used in their present form. This is
because the mechanism by which the CSDE program would
implement a nested timing requirement is not functional.
No effort was expended to correct this problem because it
was reasoned that if a designer had an inclination to
specify a timed block he could just as easily take the
actions in question and put them in a separate task or
function.
8. S.Stboolwait and s.boolwalt
These primitives are generated when a boolean wait
construct is specified. This construct would be specified
by a designer when he wanted to check the results of an
arithmetic expression for a fixed time period. The
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serve am a counter for the loop structure produced by
's.waltleaat'. Also, care lust be taken when picking the
values to be inserted in the label arguments so that they
are different from label names used elsewhere in the
primitive list.
10. Changes to Smiths Primitives
Three of the primitives retained from Smith's Z-80
Realization Volume were revised significantly. Many of the
others required minor corrections, most regarding incorrect
byte counts. In a few cases , comment lines were added to
clarify certain points regarding the structure of a
particular primitive. Generally , Smith was thorough and
the logic of his Z-SO assembly code routines was flawless.
The primitive, 's.main', appears in the second line
of every primitive list generated by the Translator. The
's.main' realization contains the code that appears at the
top of every software output from CSDE. Smith included
statements that would allow a designer to specify a debug
mode. A controller program produced from CSDE in debug mode
could be run and tested on a C/PH based microcomputer.
These references to debug mode were eliminated since, with
the use of the CSDE workstation, testing on the Pro- log is
more effective. Another capability of 's.main' was retained
to generate blocks of code within a controller program that
are only executed once before the monitor loop is entered.
Smith referred to this as hardware initializations. Although
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not implemented in the revised Realization Volume, such
blocks could be realized by modifying existing primitive
realizations with 'incl' or 'call' statements. These
statements could, in turn, reference other software











Code generated from the
primitive 'a. main'
This instruction appears in th<
realization as ' jp ©i<initlk>'














— > - en: jp espvsr <
This instruction would appear
.in the realization as
'jp ee<arnd>' where initially,
arnd = 0.
This block of code is executed
once. When the monitor starts
executing by calling contingency
task pairs, this block will
always be jumped.
The global variable, initlk, has
been incremented so initlk = 1.
Monitor section.
- This instruction comes from
's. end' and marks end of blocks
of code to be executed once.
Figure 9 Realization of Blocks of
Code to be Executed Once Only
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inclusion in a controller program. This feature is
available for use, utilizing the global variables 'initlk'
and 'arnd'. Figure 9 demonstrates how blocks of code to be
executed once (for initializations) night be realized.
The primitive, 'a. Monitor', also contained a means of
generating code within a controller program that would only
be executed once before entering the monitor section. This
was different from the method use in 's.main' in that a
boolean flag, '©initial', was checked to cause a jump to
another segment of code that might be used for such things
as initializing variables. This initializing block of code
was realized from two primitives, 'a. initalcons' and
' a . initalend' . These primitives are not produced by the
Translator and were discarded along with the statements in
's. monitor', that referred to them. The method available in
's.main' for initializations is simple and more flexible.
Initial values of variables are currently set at zero when a
controller program is assembled by use of assembler
statements such as 'defw 0'
.
Finally, the primitive, 'h. clock', was rewritten to
correctly describe all jumper connections required on the
cpu board to implement a 1 millisecond clock. The original
version of 'h. clock' listed only one of the six connections
required to enable channel to feed channel 1 of the etc.
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IV. TESTING AND DEMONSTRATION
The objective during testing waa to verify that every
primitive in the reviaed 2-80 Realization Volume could be
proceaaed through CSDE to produce error free code that
would run on the Pro-Log computer. Thia applied to newly
conatructed primitive realizations aa well aa thoae retained
from Smith' 2-80 Volume. All primitivea were successfully
tested at leaat once except for 'a. in', 'a.ni', and 'a. not'.
The firat two were diacuaaed in aection III.C.7. and the
latter waa not teated becauae the Translator would not
generate it. Many unauccessful attempta were made to
diacover the proper ayntax for 'a. not' aince the Backus- Naur
form specified by Carson failed to work.
To minimize the potential for multiple errora within one
teat problem only one new primitive waa teated at a time.
This involved writing simple CSDL problems for each
primitive usually with only two contingency task paira. The
teating waa not exhauative. For example, if a primitive
like 'a.ge' (checks condition for greater than or equal to)
waa teated, not all poaaible combinationa of poaitive and
negative numbera were aubmitted aa input data. Thia was
becauae of time conatrainta and the fact that Smith already
tested the logic of his 2-80 code during development of the
original Z-SO Realization Volume.
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As discussed below in section IV.C, the CSDE program
underwent extensive revision to improve efficiency and ease
of use. An indirect benefit of primitive testing for this
thesis was that the revised CSDE program was able to be
debugged. While important to the overall CSDE project this
sometimes caused great frustration when CSDE program errors
slowed down the testing process. Primitive testing also
validated the usefulness of the CSDE workstation.
A. TESTING SEQUENCE AND EXAMPLE
A detailed user's manual for working within the CSDE
environment is contained in Poole's thesis CRef. 12]. It
specifies the exact command sequences to use the CSDE
program on the NPGS Computer Science VMS Vax 11/780. It
also explains how to use the CSDE workstation to transfer
files between the Z-100 and the VAX, assemble and link Z-80
programs produced by CSDE, and download resultant hex files
to the Pro-Log. The process is summarized as follows.
Once a new primitive realization was written and added
to the Realization Volume as discussed in Chapter 3, a short
CSDL problem was written to exercise it. Appendix B shows
the proper CSDL format to generate every primitive except
'a. not'. The file containing the CSDL problem was renamed
DAT. DAT, as required for input to the Translator. The
problem was then run through the Translator to generate the
primitive list, application timing table, symbol table, and
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Translator error file. These filea were dlacuaaed in
Chapter 2. It was important to view the Translator error
file before inputting the problem to CSDE because this was
the only way to know if the CSDL program contained any
syntax errors. Any manual changes to the primitive list
were made using the EDT editor available on the VAX. Next,
the CSDE program, currently named CLIB, was run to produce a
software listing, a hardware listing and a debug file.
Different levels of debugging may be aelected from the
initial CLIB menu. The software listing was then downloaded
to the Z-100 microcomputer, part of the CSDE workstation.
On the Z-100, it was assembled and linked to produce a hex
file. The hex file was downloaded from the Z-100 to the
Pro-Log where it was finally executed.
As mentioned above, different levels of debugging may be
selected when running the CSDE program. When level is
selected only the actual error message lines will appear in
the debug file. When level 3 is selected an extensive
chronological record of CSDE program execution is written to
the debug file. In most cases it was easiest to select
level and if errors developed, rerun the problem with a
more detailed debug level selected. Another point is that
just because the CSDE program flags errors does not mean
that an unsatisfactory realization has been produced. In
some cases, such as with 's.fixedwait
'
, only non fatal
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informative errors are generated. This was mentioned in
section III.C.2.
An actual test program and all related files are
contained in Appendix F. This CSDL problem was written to
test the primitives associated with a while-do loop.
Referring to the problem, 'FUNCTION EACH1' is a contingency
which senses an input value, stores it in the variable,
'ARG1', and sets the boolean variable, 'EACH1', equal to -1
if 'ARG1' is less than or equal to 2. The boolean variable
is set equal to -1 because -1 decimal is represented by FF
hexadecimal in twos complement form. A boolean true value
is defined as FF hex. The net result is that if 'ARG1' is
less than or equal to 2 than the contingency is true. The
'CONTINGENCY LIST' specifies that if 'EACH1' is true then
'TASK ONLITA' must be executed. Both the contingency and
task must be completed within 1600 milliseconds including
any other blocks of code that are executed during the
remaining portion of the current monitor cycle.
The while-do loop comprises the bulk of 'TASK ONLITA'.
The net result of the while-do loop is that the values 1, 3,
5, and 7 will be output at 250 ms intervals and can be
viewed in binary form on the 8 leds of the Pro-log
keyboard/display card. This display will only occur if the
contingency is true, i.e. both keyboard/display card rocker
switches are off or only the right switch is on.
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The second contingency task pair, 'EACH5' and 'OFFLT',
causes a 500 as delay with all leds off for any of the four
possible input values. See the discussion of 's.sensecond'
in section III.C.l. for more information on the four
possible input values.
Following the CSDL problem are the three Translator
output listings used by the CSDE program. They are the
primitive list, application timing file and symbol table.
The primitive list as shown in Appendix F, was modified from
the original Translator output to position the value for max
loop count as the second argument in the primitive
's. whilestart' . See Figure 6 in section III.C.6 for an
illustration of this change.
Finally, the software, hardware and debug listings are
displayed exactly as produced from the CSDE program. The
software listing is ready to be assembled and the debug
listing was generated in debug level 0. The errors
contained therein are for information only and relate to the
missing colons in the 's.fixedwait' primitives.
B. TRANSLATOR ERRORS
During the course of primitive testing, some errors were
discovered in the format of primitives generated by the
Translator. Other Translator errors relate to the manner in
which it handles numbers and determines the precision of
internally generated variables. All Translator errors are
summarized in Appendix G.
Host format errors relate to the placement of values for
loop counts or tine within the primitive title lines. These
have been documented in Chapter III.C. and apply to the
following primitives: 'a.forcons', ' s. whilestart '
,
' s . whi lecon' ' , ' s . stboolwait ' , ' s . boolwait ' , and
' s. waitleast ' . The primitive realization for 's.waitleaat'
also contains many more arguments than in the Translator
version and modification to its syntax in CSDL is also
required. This is detailed in section III.C. 9. A final
format error is that the primitive, 's.fixedwait' , is
generated without the required colon after the value for
time. The functional mapper module of the CSDE program has
been modified to accommodate this error. When encountered
by the CSDE program, error messages are generated and then
the required colon is inserted in the correct location. All
errors except for 's.fixedwait' require manual correction by
editing the primitive list prior to running the CSDE
program
.
Although CSDL syntax rules allow time units as small as
nanoseconds, the Translator correctly generates only time
values accurate to the next lowest millisecond. For
example, if a CSDL problem contained the statement, 'WAIT
600 US' , the Translator would generate the primitive,
's.fixedwait (0)'. All time values generated by the
Translator are in milliseconds and any primitive
realizations that take input values of time must be written
accordingly. Milliseconds are excellent time units when
long delays are required, especially for demonstration
programs that utilize the leda on the Pro-log
keyboard/display board. However, for more flexibility in
possible controller designs* the shorter time units should
be available for use. This is because some applications,
for example a jet engine start controller, might require
more stringent response times.
There are two other problems relating to the
Translator's handling of numbers in general. One is that it
only recognizes integers. For example, if a CSDL problem
segment was written as ' COUNT: =C0UNT+10 . 6' , the number,
10.6, would be passed to the primitive list as simply 10.
The second problem involves the criteria used to create 16
bit constants instead of 6 bit constants. For example, if a
CSDL problem segment was written as ' COUNT : =128' , the
primitive, 's.cons (0C01 , 128:8) ' would appear in the
primitive list. If the value was 129 instead of 128, the
primitive, 's.cons (0CO1 , 129:16) ' would appear. This is
wrong because the largest positive twos complement number
that can be specified in an 8 bit word is 127. Therefore
the decision point for specifying 8 bit or 16 bit constants
should be between 127 and 128, not 128 and 129.
One other error relating to the precision of variables
occurs when dealing with primitives that use boolean
variables. For example, the primitive, ' a . eq ' , has three
arguments and compares the values of the second and third
arguments for equality. Upon completion of the equality
test, the first argument is set equal to FF hex for true or
00 hex for false. Since the first argument is always used
as a boolean variable, an 8 bit precision will always be
sufficient even if the other arguments call for 16 bit
precision. All relational primitive realizations were
written assuming the boolean argument will always have an 8
bit precision. Unfortunately, the Translator generates a 16
bit boolean argument whenever either of the other arguments
Example Relational Primitive (unedited)
P 30s. eq (T811 ,ARG1, CONST: 16, 16, 16)
!_ 16 bit variable generated
by Translator to pass
boolean result; only needs
to have 8 bit precision
Required Format for Input to CSDE Program
P 30s. eq (T901 , ARG1 ,C0NST:8,16, 16)
Figure 10 Changes Required for Relational Primitives
has a 16 bit precision. This results in criteria check
errors from the CSDE program whenever large numbers
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requiring 16 bit precision are compared within a relational
primitive. Primitive lieta containing auch errora lust be
corrected before running the CSDE program. An example is
contained in Figure 10.
The final Translator error requiring correction is that
if variablea are declared as type DUPLEX, any subsequent use
of those variables in a 'SENSE ', or 'ISSUE' statement
results in syntax error measages. This is wrong because the
whole concept of DUPLEX type variables involves their use
for either input or output. This was discussed in section
ZII.C.l.
C. THE CSDE PROGRAM
As mentioned in Chapter I, the CSDE program underwent
revision during the course of research for this thesis.
Host changea are transparent to the user and involved
streamlining the CSDE program source code to improve
efficiency. Additional improvements over the NEWCSDL
version used by Smith and Riley include the addition of a
uaer friendly menu and elimination of the need for the
input file, MONTER.DAT. This file contained the primitives
required to generate the monitor section of a controller
program. The monitor primitives were already contained in




The revised CSDE program, CLIB, was exercised frequently
while developing and testing new primitive realizations.
Many errors that had been introduced during its revision
were identified and corrected as testing progressed. The
importance of good communication between the user (me) and
software maintenance personnel (Mr. Lukas) was made very
clear. Despite delays due to errors in CLIB, testing for
this thesis could not have been completed without it. The
CSDE workstation also proved invaluable in reducing testing
time per primitive compared to the methods used by Smith.
Realization testing and debugging CLIB uncovered an
important idiosyncrasy of CSDE. Specifically, the input
file containing the list of global variables, usually named
GLOBALS.DAT, has a strict format. Certain positions within
the globals file are reserved for global variables used
internally by CLIB. If a new global variable used within a
primitive realization is accidentally placed in one of these
'hard wired' positions unpredictable errors will be
generated. The current global variable file contains some
global variables that are not found in the Revised Z-80
Realization Volume. These variables were added by Smith
because they were used in some of his primitive realizations
from the original Z-80 Realization Volume. Since these
primitives have been deleted from the Revised Z-80
Realization Volume, some global variables added by Smith
serve no function as far as primitives are concerned.
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However, because of their position in GLOBALS.DAT they sight
still be used internally by CLIB. Thus, global variables
not found in the Revised Realization Voluse have been
retained to insure that CLIB runs correctly. If any new
global variables are added in the future they should be
added at the bottom of the file. Also, the number at the
top of the file, indicating the total number of global
variables, should be adjusted accordingly. Figure 11
displays the contents of the current global variable file.
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Contents of



























1 -- Available for uae If initialization
primitives are added. See Figure 9.
2 -- Not used in Revised Z-60 Realization Volume
3 -- Added by Smith, used in original Z-60
Realization Volume.
4 -- Used internally by the CSDE program, CLIB.
5 -- Used in Revised Z-80 Realization Volume.
6 -- Known 'hard wired' position used by CLIB.
Figure 11 Contents of Global Variable File
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V. CONCLUSIONS
The goala for thia thaaia have been accoapliahed. All
but a few dlacrepanciea have been reaolved between the
Tranalator and the Z-80 Realization Volume. Nuaeroua teat
probleaa have been run through the entire CSDE ayatem, from
CSDL problem atatement to operating program on the Pro- log
microcomputer. Theae teat problems, aa implemented on the
Pro-log, can be conaidered true controller realizations
since changes in input values result in different output
valuea.
More complex problema ahould be demonatrated in the
future. Thia will require the addition of more complex I/O
hardware with accompanying modification to the I/O primitive
realizationa. If, for example, Riley' a jet engine
controller were to be demonatrated, a meana would also be
needed of simulating the varioua parameters to be sensed.
An array of potentiometera connected to analog to digital
convertera might be utilized for thia purpoae. Similarly,
outputa from the controller would need to be diaplayed
differently than the current method uaing leda. Complex
problema might require more memory than the currently
available 16k RAH.
The Tranalator errora discussed in chapter IV should be
corrected. This would result in complete compatibility
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between component parte of CSDE and would eliminate the need
for manual modification of intermediate primitive liate.
Another modification to the Tranalator might be to improve
the clarity of its error messages when CSDL syntax errors
are encountered. Currently, these messages are extremely
difficult to understand since they only point out the
location of a syntax error within a CSDL problem. Until a
syntax directed editor or language manual is developed for
CSDL, the error detection facility of the Translator is the
only aid available for writing correct CSDL problems.
This thesis research was primarily an exercise in
software maintenance. The problems encountered and effort
expended to solve those problems were invaluable in
demonstrating why software maintenance requires such large
proportions of government and industry data processing
resources. For example , the concept of continuity between
development personnel became quite clear as many questions
arose concerning previous researchers work. Had personnel
such as Carson, Smith, and Riley been available for
consultation, much time probably could have been saved.
The importance of good communication between users and
maintenance personnel was proven as the revised CSDE program
was successfully debugged. This also illustrated the
difficulties that arise when two components of a system that
affect each other undergo maintenance at the same time.
Errors in the revised CSDE program caused some unanticipated
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delays in the testing of new primitive realizations.
Finally, good documentation is mandatory for a successful
software maintenance project.
APPENDIX A
PRIMITIVES AVAILABLE FROM TRANSLATOR
This appendix contains a list of all primititivea that
can be produced by Carson 'a translator. The corresponding
production number can be used to find the Backus-Naur syntax
structure in the listing of the CSDL language in Carson's
thesis CRef 8: pp. 47-543 . A brief phrase describing each







Less Than or Equal To
Equal To
Greater Than







Location in IF THEN
Jump If False
End of WHILE Construct













































Beginning of WHILE Construct
End of FOR LOOP
Condition Tested in FOR LOOP
Generate a Pocedure Call
Assignment Statement
Sense a Condition for Data Input
Data Output
End of IN Construct (Timed Block)
Beginning of IN Construct
Timed Software Delay
Minimum Wait
Body of Boolean Wait Constuct




Duplex (input or output) Spec
Variable Assignment
Marks Exit of Procedure,
Function, or Task
Marks Beginning of Procedure,
Function, or Task
Generates System Title




» Although the Translator is supposed to be able to
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This appendix contains Carson's CSDL test program to
exercise the Translator to produce all possible primitives.
As originally written, it did not contain the CSDL
structures to produce the primitives, '3. sub', '3. not',
'a. call', and ' a. waitleast ' . Structures have been added to
produce all except 'a. not'. Also, the structure, 'DO MANUAL
4;', originally found in the contingency list, caused the
Translator to produce an error meaaage even though it
appeared to be correct according to CSDL. This structure
was deleted. The resulting primitive list and application
timing table are contained in Appendix C.
DESIGNER : "HILL CARSON/ MODIFIED BY BOB VOGEL"
DATE : "05-31-84/02-20-85"










OUTPUT: MENU, 8, TTL; POLL, 8, TTL; END OUTPUT;
DUPLEX MSGVDT,8,TTL; END DUPLEX;
ARITHMETIC: KEYINMAIN,8; MINTAC,8; MMSGDSPLY,8;
AC0.8; AC1,8; AC2,8; AC3,8; AC4,8;
INTPERI0D,8; MSG0,8;
MSG1,8; MSG2,8;
















IF ACO/=0 THEN POLL:=0; ISSUE (POLL); END IF;
IF ACKO THEN POLL:=l; ISSUE (POLL); END IF;
IF AC2<=0 THEN POLL: =2; ISSUE (POLL); END IF;
IF AC3>=0 THEN POLL: =3; ISSUE (POLL); END IF;















FOR COUNT FROM 1 TO 4:4 DO
SENSE (KEYCHAR);
ACNUM:=ACNUM-5;
ACNUM: = ( ACNUM»10) +KEYCHAR;
END FOR;
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IF NEXTAC=0 AND ACO=0 THEN ACO:=ACNUM; END IF;
IF NEXTAC»1 OR AC1*0 THEN AC1:=ACNUM; END IF;
IF NEXTAC*2 => AC2»0 THEN AC2:=ACNUM; END IF;
IF NEXTAC=3 == AC3=0 THEN AC3:=ACNUM; END IF;
WHILE ACNUM » 1 : 4 DO
AC4 := 4;









IF ACO«ACNUM THEN ACO:*0; END IF;
END LOGOUT;
CONTINGENCY LIST
WHEN KEYINMAIN : 100 MS DO KBINPMAIN;
EVERY 20MS DO KBINPMAIN;




PRIMITIVE LIST, APPLICATION TIMING TABLE AND SYMBOL
TABLE PRODUCED BY TRANSLATOR FROM CSDL TEST PROGRAM
This appendix contains the unedited output from the
Translator that results from the CSDL test program in
Appendix B. The first item is the primitive list that comes
out in the file PRIMFILE.DAT, the second item is the
application timing table that comes out in the file
IADEFL.DAT, and the last item is the symbol table that comes
out in the file, SYMFILE.DAT.
PRIMFILE.DAT
p 2s. MAIN <: :>
p 3d: FIRST : l: l:
p 4s. inputport (KEYFLG,TTL:1)
p 5s. inputport (KEYCHAR,TTL:8)
p 6s. inputport (ACNUM,TTL:8)
p 7s . outputport <MENU , TTL : 8
)
p 8s . outputport < POLL , TTL : 8
p 9s.in/outport<MSGVDT,TTL:8>
p 10s. var (KEYINMAIN:8,0>
p lla.var (MINTAC:8,0)
p 12s. var (MMSGDSPLY:8,0)
p 13a. var (AC0:8,0)
p 14s. var <ACl:8,0)
p 15s. var (AC2:8,0>
p 168. var (AC3:8,0)
p 17s. var <AC4:8,0>
p 18s. var (INTPERI0D:8,0)
p 19s. var (MSG0:8,0)
p 20s. var <MSGl:8,0)
p 21s. var <HSG2:8,0>
p 22s. var <NEXTAC:8,0>
p 23s. var <tpoll:i,o>





p 27s . sensecond <KEYFLG:l)
p 28s. eq ( 8T01 , KEYFLG , 8C01 : 8
,
1,8)
p 29s. jmpf (©T01, 00118)
p 30s . assign (KEYINMAIN,eC01:l,8)
p 31s. loc caoi:)
p 32s . exit proc (KEYINMAIN:)
p 3 3 1
.
generated for: KBINPNAIN
p 34s. proc (KBINpmain:)
p 35s. assign (MENU,0C02:8,S)
p 36s . issuevent (MENU:8)
7£
P 37s . Mn««cond (KEYCHAR:8)
P 38s. eq (8T01 , KEYCHAR,®C01 :8,8 ,8)
P 39a.japf (0TO1,0O2:8)
P 40*. assign (MINTAC,©C01 :8,8)
P 41s. loc (902:)
P 42a. f ixedwait (10)
P 43s.exitproc (KBINPMAIN:)
P 44 t. generated for: MANUAL *•
P 45s.proc (MANUAL:)
P 46s. ne (©T01 , AC0,©C02 :8,8 , 8)
P 47a.jspf (0TO1,0O3:8)
P 48a. assign (P0LL,©C02:8,8)
P 49a. issuevent (POLL: 8)
P 50s. loc (003:)
P 51s.lt (0TO1,AC1, 0002:8,8,8)
P 52s.jspf (©T01, 804:8)
P 53s. assign ( POLL, ©CO 1 :8,8)
P 54s. iasuevent (POLL: 8)
P 55s. loc (004:)
P 56s. la (0TO1,AC2,0CO2:8,8,8)
P 57s.japf (0TO1, 005:8)
P 58a. assign (POLL , ©C03 :8, 8
>
P 59s. issuevent (POLL: 8)
P 60s. loc (005:)
P 61s. ga (0TO1,AC3, 0002:8,8,8)
P 62s.japf (0TO1, 006:8)
P 638. assign (P0LL,©C04:8,8>
P 64s. issuevent (POLL: 8)
P 65s. loc (006:)
P 66s. gt (©T01,AC4,9C02:8,8,8)
P 67s.j»p£ (0T01,007:8)
P 68s. assign (POLL,0CO5:8,8)
P 69s. Issuevent (POLL: 8)
P 70s. loc (007:)
P 71s.exitproc (MANUAL:)
P 72t .generated for: TPOLL «»
P 73s.proc (TPOLL:)
P 74s. eq (0TO1 , INTPERIOD.0CO6 :8,Q,8)
P 75s.j»pf (©T01,©08:8)
P 76s. in (1800000)
P 77s. assign (TPOLL, SC01 : 1 ,8)
P 78s. ni (::>
P 79s. loc (008:)
P dOs.axitproc (TPOLL:)





P 83s. call (KBINPMAIN:)
P 84a. assign (MMSGDSPLY, 0002:8, 8)
P 85s. add (0TO1, MMSGDSPLY, 0CO1 :8,8,8)










































































































.boolwait <©T01, ©09, ©10:8,10)
. •xitproc < MSGDSPLY :
>

































< COUNT, 9C01.9C05, 91 1,01 2: 8,8,8,4)
<keychar:8)




























. equivalenc ( 0TO1 , 0TO1 , 0TO2 : 8 , 8 , 8
0*pf (9T01, 016:8)







.aaaign ( ACNUM, ©T01 :8,8)
.whend (917,918:)
.exitproc (LOGIN:)
.generated for: LOGOUT »«•»«««»
.proc (LOGOUT:)
.aaaign ( ACNUM ,0CO2 :8 ,8)




P 139a. wult (©T01,ACNUM,©C08:8,8,8)
P 140a. divide (ST01 ,©T01 ,KEYCHAR:8,8,8)
P 141a.aaaign ( ACNUM,©T01 :8,8>
P 142a.£orend (COUNT ,©19, ©20:8 .4)
P 143s. eq (QT01 , ACO, ACNUM :8, 8, 8)
P 144a. u»pf (ST01,©21:8)
P 145a.aaaign ( AC0,©C02 :8,S)
P 146a. loc (021:)
P 147s.exitproc (LOGOUT:)
P 148t. generated for: SYSTEM
P 149s. cons <©C01,l:8)
P 150s. cons (SC02,0:8)
P 151s. cons (©C03,2:8)
P 152s. cons (©C04,3:8)
P 153s. cons (©C05,4:8)
P 154s. cons (QC06,30:8>
P 155s. cons (6007,5:8)
P 156s. cons (QC08,10:8)
P 157s. var (©T0l:8)
P 158s. var (©T02:8)
IADEFL.DAT
A l : :kbinpmain :ms: ioo,
A 2 : IKBINPMAIN :MS: 20,
A 3 : :KBINPHAIN :ms: 300,
0, o, o,







S . OUTPUTPORT ( POLL , TTL : 8
)
S.IN/0UTP0RT(MSGVDT,TTL:8)
S. VARIABLE (KEYINMAIN :8,0)
S. VARIABLE <MINTAC:8,0)






























































This appendix displays a comparison of the primitives
available from the Revised Z-80 Realization Volume (Appendix
E) and the primitives available from the Translator.
Primitives from the Revised Volume are in the same format as
they appear in the index in Appendix E except that the seven
numeric values following the second column are not shown.
Primitives from the Translator are in the same format as they
appear in the primitive listing that is generated by the
Translator when Carson's CSDL test program (Appendx C) is run
through it. Differences in the arrangement of arguments
between some Realization and Translator primitives are due
errors in the Translator (summarized in Appendix G) . The
primitive, 's . m/outport
'
, was not added to the Realization
Volume.
REVISED Z-80 VOLUME
s. add (rslt,argl,arg2:0,8,0,8,0,8: )
s. add (rslt,argl,arg2:0, 16,0, 16,0, 16: )
s. and (rslt,argl,arg2:0,8,0,8,0,8: )
5. assign (var,data:0,8, 0,8: )
s. assign (var, data:0, 16, 0, 16: )
s. boolwait (rslt,top,bot:0,8: )
s.call (naa:: )
s.cons (naa,val, :0,8: )
s.cons (naa,val, :0, 16: )
5. divide (rslt,argl,arg2:0,8,0,8,0,8: )
s. divide (rslt,argl,arg2:0, 16,0, 16,0, 16: )
s.end (:: )*
s.eq (rslt,argl,arg2:0,8,0,8,0,8: )









s.eq (8T01, KEYFLG, «C01 :8, 1, 8)
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s.equivalenc(rslt,argl,arg2:0,8,0,8,0,8: )
s.exitproc {nam :: )
s. fixedwait (tiae:0, 1275: )
s. forcons (indx, l*r, upr, slab, elab, val:0, 8,0, 8,0,8:)
s.forend (indx,slab,elab:0,8: )
s. ge (rslt,argl,arg2:0,B,0,8,0,8: )
s.ge (rslt,argl,arg2:0,8, 0,16,0,16: )
s.gt (rslt,argl,arg2:0,8,0,8,0,8: )
s. gt (rslt,argl,arg2:0,8, 0,16,0,16: )
s. implicate (rslt,argl,arg2:0,8,0,8,0,8: )
s. in (:: )**
s. inputport (innaa, tech: 0,8: )
s.issuevent (outm:0,8: )
s.jipf (val,loc :0,8: )
s. le (rslt,argl,arg2:0,8,0,8,0,8: )
s. le <rslt,argl,arg2:0, 8, 0,16,0,16: )
s. loc (loc :: )
s. It (rslt,argl,arg2:0,8,0,8,0,8: )
s. It (rslt,argl,arg2:0,8,0, 16,0, 16: )
s. nam ( :: )*
s.ionitor ( :: ) f
s. wilt (rslt,argl,arg2:0,8,0,8,0,8: )
s.wilt (rslt,argl,arg2:0, 16,0,8,0,8: )






















s.ne (8T01 1 flC0,8C02:8f 8,8)
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s.ne <rslt,anjl,arg2:0, 8, 0,16,0,16: )
s.ni (:: )**
s.not (rslt,argl:0,8,0,8: )
s. or (rslt,argl,arg2:0,8,0,8,0,8: )
s.outputport(outra,tech:0,8: )
s. prx (naa :: )
s.sensecond (innae:0,8: )
s.setiK (clktiitO, 32768: )***
5.5tbooiwit(toD,Mxta:: )
s.sub (rslt,argl,arg2:0,8,0,8,0,8: )
s.suo (rslt,argl,arg2:0, 16,0, 16,0,16: )
s.tabaccp2 (:: )*
s.tabend ( :: )*
s.tabent (fnc,task :: )*
s.var (naae:0,8: )
s.var (naae:0,16: )
s. wait least (indx,upr,top,bot,per,iax:0,8,0,8: )






s. output port (*NU,TTL:8)
s.proc (KEYIWflIN:)
s.sensecond (KEYa6:l)
















• These primitives are used by the CSDE system to
construct the monitor section of the generated
controller program. Although they must be present in
the Realization Volume, they are not produced by the
Translator because the monitor strategy is not
controlled by the designer who writes the CSDL
problem.
«• These primitives were added to the Realization Volume
for completeness but are not useable as currently
implemented.
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**• Thia primitive ia called by 's.atboolwait'
.
•••• The Tranalator producea 2 veraiona of 'a.var' and both
are compatible with the Realization Volume.
???? Thia Tranalator primitive waa not generated
by Caraon'a original CSDL teat program and





REVISED 2-80 REALIZATION VOLUME
This appendix displays the revised Z-SO Realization
Volume. It contains primitives retained from Smith's


















































nan ::3, 17,5,7,0, 1206, 1213)
rslt, argl, arg2:0, 8, 0, 8, 0, 8:23, 78, 26, 14, 0, 354, 368)
rslt,argl,arg2:0, 16,0, 16,0, 16:31, 126,37, 18,0,553,571)
rslt,argl,arg2:0,8,0,8,0,8:ll,47,14,10,0,110,120)
var,data:0,8,0,8:6,26,8,7,0,572,579)
var,data:0, 16,0, 16:6,32, 10,7,0,580,587)
rslt, top, bot :0, 8:22, 93, 26, 23, 0, 1 182, 1205)
naa,val, :0, 8: 1,0, 0,6, 0,596, 602)
naa,val, :0, 16:2,0,0,6,0,677,683)
rslt, argl, arg2:0, 8, 0, 8, 0, 8:56, 504, 129, 41, 0, 905, 946)
rslt, argl, arg2:0, 16,0, 16,0, 16:80, 1465,376,57,0,947, 1004)
::3, 10,3,8, 10,700,710)
rslt,argl,arg2:0,B,0,8, 0,8:16, 70, 20, 13,0,228,241)
rslt, argl, arg2:0, 8, 0,16, 0,16: 18, 91, 26, 13, 0,441, 454)
rslt, argl, arg2:0, 8, 0,8, 0,8:12,51, 15, 17,0, 148, 165)
nam ::1, 10,3,6,0,670,676)
t iae : 0, 1275: 15, -5, IB, 6, 0, 1049, 1068)
indx, Imt, upr, slab, elab, val :0, 8, 0, 8, 0, 8: 17,70, 21, 6, 0, 396, 413)
indx, slab, elab:0, 8:7, 27, 8, 3, 0, 315, 324)
rslt, argl, arg2:0, 8, 0,8, 0,8:42, 108, 31, 28, 0,286, 314)
rslt, argl, arg2:0, 8, 0,16, 0,16:46, 118, 34, 26, 0,414, 440)
rslt,argl,arg2:0,8, 0,8, 0,8:45, 118, 34,29, 0,80, 109)
rslt, argl, arg2:0, 8, 0,16, 0,16:46, 118, 34, 26, 0,482, 508)




innai, tech:0, 8:0, 0, 0, 13, 12, 1 104, 1 125)
outne:0,8:5, 24, 7,8,0, 1069, 1077)
val.loc :0,B: 8,30,8,8,0,711,719)
rslt, argl, arg2:0, 8, 0,8, 0,8:42, 108, 31, 28, 0,325, 353)
rslt,argl,arg2:0,8, 0,16, 0,16:46, 118, 34,26, 0,455, 481)
loc :: 1,4, 1,6, 0,693, 699)
rslt, argl, arg2:0, 8, 0,8, 0,8: 45, 118, 34, 29, 0,242, 271)
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v03695.lt (rslt, argl, arg2:0, 8,0, 16,0, 16:46, 131,38,26,0, 369, 395)
vOS09s.aain (::7, 24, 7, 21, 23, 509, 552)
v0720s.aonitor (::1, A, 1,7,0,720,727)
v0735s.ault (rslt, argl, arg2:0,8,0,8,0,8:35,528, 138,22,0,735,757)
v0758s.ault (rslt,argl,arg2:0, 16,0,8,0,8:34,527, 138,21,0,758, 779)
v0780s,wlt <rslt,argl,arg2:0, 16,0, 16,0, 16:39, 1105,289,22,0,780,802)
v0272s. ne (rslt, argl, arg2:0, 8, 0, 8, 0, 8: 16, 71, 20, 13, 0, 272, 285)




v0219s. not (rslt, argl :0, 8, 0, 8:7, 30, 9, 8, 0, 219, 227)
v0069s.or (rslt,argl,arg2:0,8,0,8,0,8:ll, 47, 14,10,0,69,79)
vl078s.outputport (outna, tech -.0,8:6,29, 8, 14, 13, 1078, 1103)
v0588s.proc (naa :: 1,4, 1,7, 0,588, 595)
vll26s,sensecond (irmaa:0,8:56, 129,37,44,0, 1126, 1170)
v0183s. set ik (clkt ia:0, 32768:37, 166, 46, 12, 13, 183, 218)
vims.stboolaait (top, aaxta:: 1,-5, 1,10, 6, 1171, 1181)
v0635s.sub (rslt,argl,arg2:0,8,0,8, 0,8:23,87,26, 14,0,635,649)




v0728s.tabend ( :: 3,10,3,6,0,728,734)
v0603s.tabent (fnc,task :: 10, 51, 15, 10,0,603,613)
v0626s,var <naae:0,8:0,0,0,3,0,626,634)
v0684s.var (naae:0, 16:0, 0,0, 3, 0,684, 692)
v0121s. wait least (indx,upr,top,bot,per,aax:0,8,0,8:23,-10,27,26,20,121,147)
v0824s. abend (top, bot::3, 10,3,4,0,824,832)
v0815s.Mhilecon (rslt ,bot: 0,8: 7, 27, 8, 8, 0,815, 823)
v0803s, Mhilestart (top, lpct : : 1, 4, 1, 6, 0, 803, 814)
v0068 .end index
v0069s. or (rslt, argl, arg2:0, 8, 0, 8, 0, 8: 11, 47, 14, 10, 0, 69, 79)
v0070coa priiitive to perfora logical or
v0071coa list=resu It, arguaent 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
vO072begin stext
v00731d a, ((argl)) ;4a 13t 3b rslt = argl .or. arg2
vO0741d b, a ;li 4t lb
v00751d a,((arg£>) ;4a 13t 3b
v0076or b ; 1b 4t lb
v00771d ( (rslt)), a ;4a 13t 3b
v0078endtext
v0079calc ro«ptr=ro«ptr+ll
v0080s.gt (rslt,argl,arg2:0,8, 0,8, 0,8:45, 118,34,29,0,80, 109)
vOOSlcoa priaitive to perfora coaparision between 2 8-bit nuabers
v0062coa list^result, arguaent 1, arguaent 2 ::stor,tise,ext,c, i,addrs
v0083begin stext
v00841d a,((arg2)) ;4a 13t 3b if arg2 It argl then rslt=ffl
vO0851d b, a ;la 4t lb b=arg2
v00861d a, ((argl)) ;4a 13t 3b
v00871d c, a ;la 4t lb c=argl
vOOSSand a ;la 4t lb set sign flag of argl
v0089jp p,$+OOdh ;3a lOt 3b juap if argl is positive
v00901d a, b ;la 4t lb argl = -
v0091and a ;la 4t lb set sign flag of arg2
Qi
vO0921d b, c (li 4t lb arg2 .swap, argl
v0093jp , $401 lh ;3m lOt 3b arg2 = - argl = - coip backwards
v00941d a, ;2m 7t 2b arg2 = 4 argl = - false
v0095jr $+22 ;3m 12t 2b
vOOSfcld a, b ;li 4t lb
v00S7and a ;li 4t lb set sign flag of arg2
vO0961d a, c ;li 4t lb restore argl to accumulator
vO099jp p, $+007h ;3a lOt 3b arg2 = 4 argl = 4
vOlOOld a,lillllllb;2a 7t 2b arg2 = - argl =4 true
vOlOljr $+12 ;3e 12t 2b
v0102cp b ;lm 4t lb
v01031d a, 00000000b; 2a 7t 2b result false arg2 > = argl
v0104jp z, $47 ;3a lOt 3b
vOlOSjp a, $44 ;3i lOt 3b
v0106cpl ;li 4t lb result true arg2 It argl




vOlllcoa primitive to perform logical and
v0112com list=resu It, argument 1, argument 2 ::stor,tiie,ext,c, i,addrs
vOU3btgin stent
vOlUld a, ( (argl)) ;4m 13t 3b rslt = argl .and. arg2
vOUSld b, a jlm 4t lb
v01161d a, (<arg2>) ;4a 13t 3b
vOU7and b ;li 4t lb
vOUSld (<rslt)).a :4a 13t 3b
v0119endtext
vOlSOcalc roaptr=roaptr4ll
v0121s. wait least (indx,upr,top,bot,per,max:0,8,0,8:23,-10,27,26,20,121,147)
v0122coa primitive to generate a software wait based on the results of
v0123coa of an aritaetic expression whose integer result is passed to
v0124coa waitleast in upr the value in upr is the number of tines
v0125coa fixedwait will be executed similar to a for loop fixedwait
v0126coa will be fed the tiae in the variable per top and bot
v0127coa are labels aax is the aax tiae allowed specified by the
v0128coa designer for all possible combinations of upr and per
v0129coa per and aax are in as to the nearest 5as the aax allowed value
v0130coa for per is 1275as and the aax allowed value of upr is 127
v0131attr tiae=<Bax)*4O00
v0132begin stext
counter always starts at one
update (indx) with latest value
compare to upper limit
jump out of loop on indx=upr
v01331d a, 1 ;2a 7t 2b
vOl34Uop):ld (<indx>) ,a ;4a 13t 3b
v01351d a, ((upr)) ;4m 13t 3b
v01361d b,a (ll 4t lb
v01371d a, ((indx)) ;4a 13t 3b
v0138cp b {ll 4t lb
v0l33jp z, (bot) 43 ;3m lOt 3b
v0140endtext
v0141call s. fixedwait ((per):)
v0142begin stext
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;4a 13t 3b get current indx value
;la At lb crank indx






w01485.equivalenc(rslt,argl,arg2:0 1 fl 1 0,8,0,8:12,51,15 1 17 l 1 148,165)
v01A9coa primitive perfora to the logical equivalence relation
v0150coa the truth table is as follows
vOlSlcoa argl arg2 rslt
v0152coa false (OOh) false true(ffh)
v0153coa false true false
v0154coa true false false
v0155coa true true true
v0156coa equivalence is siiply the opposite of xor
v0157begin stext
v01581d a, ((argl)) ;4a 13t 3b rslt = argl .equi
v01591d b, a ;li 4t lb
v0l601d a,((arg2)) ;4a 13t 3b
v0161xor b ;la 4t lb
vOlKcpl ;li 4t lb




v0166s. implicate (rslt, argl,arg2:0,8, 0,8, 0,8: 14,57, 17,16,0,166,182)
v0167eoa primitive to perfora logical iaplication check
v0168coa truth table is as follows
v0169coa argl arg2 rslt
v0170coa false (OOh) false true(ffh)
v0171coa false true true
v0172coa true false false
v0173coa true true true
v0174begin stext
v01751d a, ( (arg2) ) ;Aa 13t 3b rslt = argl .iaplicate. arg2
v0176and a ; la At lb set zero flag
v0177jp nz,$+7 ;3a lOt 3b if arg2=true then rslt=true
v01781d a, ((argl)) ;4a 13t 3b if arg2=false then get argl and cpl it
v0179cpl ;li At lb rslt= .not. argl
vOlBOld ((rslt)), a j4a 13t 3b
vOlBltndtflxt
v0182calc roaptr=roaptr+14
v0183s. setiae (clktia:0, 32768:37, 166,46, 12, 13, 183,218)
v0184coa priaitive to set channel 1 of etc to soae initial value
v018Scoa clktia is initial tiae deciaal in Billiseconds
v0186coa because channel serves as the clock input to channel 1
v0187coa with 1 Billisecond pulses there would be a latent delay in
v0188coa resetting channel 1 because new values for the downcounter
v0189coa are not transfered froa the load register to the downcounter
v0190coa until a new clock pulse is sensed therefore this prisitive
v0191coa also short tiaes the channel clock to generate art output pulse such































v0220coa priaitive to perfora logical not, cootplenent
v0221coa 1 1 st =resu It, argument 1, arguaent 2 ::stor,tiK,ext,c,i,addrs
v0222begin stext


























load lsb to etc channel 1
asb of clktia
load asb to etc channel 1
countrO+load lsb then nsb+aode2+bcd
set aode control
lsb of 0002 bed
02h in load reg lsb
asb of 0002 bed
OOh in load reg asb
eontrO+load lsb then Bsb+aode2+bcd
set aode control
lsb of 2000 bed
OOh in load reg lsb
asb of 2000 bed




if argl = arg2 then rslt=ffh
v02231d a, (<argl>) ;4a
v0224cpl ;la
v02251d ((rslt)), a ;4a
v0226endtext
v0227calc roaptr=roaptr+7
v0228s.eq (rslt, argl, arg2:0, 8, 0,8, 0,8: 16, 70, 20, 13, 0,228, 241)
v0229coa priaitive to perfora coaparision between 2 8-bit nuabers
y0230coa list=result, arguaent 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
v0231begin stext
v02321d a, ((argl)) ;4a 13t 3b
v02331d b, a ;la 4t lb
v02341d a, (<arg2)> ;4a 13t 3b
v0235cp b ;la At lb
v02361d a, 111111 llb;2a 7t 2b
v0e37jr z, $+3 ;3a 12t 2b
v0238cpl ;la At lb




v02A3coa priaitive to perfora coaparision between 2 8-bit nuabers















































































































if argl It arg2 then rslt=ffh
b=argi
c=arg2
set sign flag of arg2
juap if arg2 is positive
arg2 = -
set sign flag of argl
argl .swap. arg2
argl = - arg2 = - coap backwards
argl = + arg2 = - false
set sign flag of argl
restore arg2 to accuaulator
argl = + arg2 =
argl = - arg2 = + true
result false argl >= arg2





v0273coa priaitive to per fori coaparision between 2 8-bit nuaoers










































v02B6s.ge (rslt, argl, arg2:0, 8, 0,6, 0,8:42, 108, 31, 28, 0,286, 314)
v0287coa priiitive to per fort coaparision between 2 8-bit nuabers
v0288coa list=result,arguaent 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
v0289bagin stext
v02901d a, (<arg2>) ;4a 13t 3b
v029Ud b, a ;la 4t lb
v02921d a, ((argl)) ;4a 13t 3b
v02931d c, a ;la 4t lb
v0294and a ;la 4t lb
v0295jp p,*400dh ;3a lOt 3b
if arg2 le argl then rslt=ffh
b=arg2
c=argl
set sign flag of argl
juap if argl is positive
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vOC%ld a, b ;li 4t lb ar§l = -
v0297and a ;la 4t lb set sign flag of arg2
vOMBld b, c ;la 4t lb arg2 .swap, argl
v0299jp , $+01 lh ;3a lot 3b arg2 = - argl = - coap backwards
v0300ld a, ;2a 7t 2b arg2 = + argl = - false
vO301jr l+013i ;3» let 2b
v030eid a, b ;li 4t lb
v0303and a ;la 4t lb set sign flag of arg2
v03041d a, c J la 4t lb restore argl to accuaulator
v0305jp p, *+007h ;3a lOt 3b arg2 = + argl = +
v03061d a,llllllllb;2a 7t 2b arg2 = - argl = + true
v0307jr *+009h ;3e 12t 2b
v0306cp b ;la 4t lb
v03091d a,llllllllbj2a 7t 2b result false arg2 >= argl
v0310jp p, 1+4 ;3a lOt 3b
v0311cpl ;li 4t lb result true arg2 It argl
v03121d (<rslt)),a ;4a 13t 3b
v0313endtext
v0314calc roaptr=roaptr+4«>
v0315s. forend (indx,slcib, elab:0, 8:7, 27, 8, 3, 0, 315, 324)
v0316coa priaitive to end a for loop
v0317coa 1 i st = index, start label, end label
v0318calc pop reps
v0319begin stext
v03201d a,((indx>) ;4a 13t 3b get value of index at top of loop
v032hrc a ;la 4t lb crank index
v0322<elab>:jp (slab) ;3a lOt 3b juap to for loop test
v0323endtext
v0324calc roaptr=roeptr+7
v0325s.le (rslt,argl,arg2:0,8, 0,8,0,9:02, 108,31,28,0,325,353)
v0326coa priaitive to per fori coaparision between 2 8-bit misters
v0327coa list=result,arguaent 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
v0328begin stext
v03291d a,(<argl>) ;4a 13t 3b if argl le arg2 then rslt=ffh
v03301d b, a ;li 4t lb b=argl
v03311d a,(<arg2>) ;4a 13t 3b
v03321d c, a ;li 4t lb c=arg2
v0333and a ;la 4t lb set sign flag of arg2
v0334jp p,$+l3 ;3a lOt 3b juap if arg2 is positive
v03351d a, b ;li 4t lb arg2 « -
v0336and a ;la 4t lb set sign flag of argl
v03371d a, c ;la 4t lb restore arg2 to accuaulator
v0338jp a, $+17 ;3a tot 3b argl - arg2 = - coap backwards
v03391d a, ;2a 7t 2b argl = + arg2 = - false
v03*0jr $+13 ;3a 12t 2b
v03411d a, b ;la 4t lb
v0342and a ;la 4t lb set sign flag of argl
v03431d a, c ;la 4t lb restore arg2 to accuaulator
v0344jp p, $+7 ;3a lOt 3b argl = + arg2 = +
v03451d a,llllllllb;2a 7t 2b argl = - arg2 = + true
v0346jr $+9 ;3a 12t 2b
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4t lb
7t 2b result false argl >= arg2
lOt 3b









v0354s.add (rslt, argl, arg£:0, B, 0,
8
V 0, 8:23, 78, 26, 14, 0, 354, 368)
v0355coa primitive to add argl and arg2 and store in rslt
v0356coa list=rslt,argl,arg2:precisions:s,t,e,c, i,addr
v0357begin stext
store argl in accumulator
have hi point to arg2 byte
add accuiulator with arg£
if no overflow store result
if carry the aaxieize ninus rslt
put in largest positive value
put in largest negative value
save result of add in rslt
v03581d a, ((argl)) ;13t 4a 3b
v03991d hi, (arg2) jlOt 3a 3b
v0360add a, (hi) ;7t 2a lb
v0361jp po ,1+13 ;3a lOt 3b
v0362jp c ,$+8 ;3a lOt 3b
v03631d i,01111111b;2a 7t 2b
v0364jp $+5 ;3a lOt 3b
v03651d a, 10000000b ;2a 7t 2b
v03661d ((rslt)), a ;13t 4a 3b
v0367endtext
v0368calc roaptr=roaptr+23
v0369s.lt (rslt, argl, arg2:0, 8,0, 16,0,16:46,131,38,26,0,369,395)
v0370coa priaitive to perfora coaparision between 2 16-bit nuabers
v0371coa hst=result,arguaent 1, arguaent 2 ::stor,tiae,ext,c,i,addrs
v0372begin stext
v03731d de,((argl)) ;6a 20t 4b if argl It arg2 then rslt=ffh de=(argl)
v03741d hl,((arg2)) ;Sa 16t 3b hl=(arg£)
set sign flag of arg£
juap if arg2 is positive
arg2 = -
set sign flag of argl
argl = - arg2 = - coap backwards
argl = + arg2 = - false
v037Sld a, h ;li 4t lb
v0376and a ;la 4t lb
v0377jp p,*+13 ;3a lOt 3b
v03781d a, d ;la 4t lb
v0379and a ;la 4t lb
v0380jp a, 1+18 ;3a lOt 3b
v03811d a, ;2a7t 2b
v0382jp $+24 ;3a lOt 3b
v03831d a, d ;la 4t lb
v0384and a ;la 4t lb
v0385jp p, 1+8 ;3a lOt 3b
v03B61d a,llllllllb;2a 7t 2b
v03B7jp $+14 ;3a lOt 3b
v0388sbc hl,de ;4a ISt 2b
v03891d a,00000000b;2a 7t 2b
v0390jp z, $+7 ;3a lOt 3b
v0391jp a, f+4 ;3a lOt 3b




set sign flag of argl
argl - + arg2 = +
argl = - arg2 = + true
result true argl It arg2




V03965. forcons (indK,lwr,upr,slab,elab,val:0,8,0l 8,0,8:17,70,21,6,0,396,413)
v0397coa primitive to set up a loop with constant bounds
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v0398coa I i5t= index, lower bound, upper bound, start label, end label
v0399coa aax allowed value of indx, lwr, and, upr is 127
v0400coa because the translator calls for 16 bit precision if a




v04051d a, <<lwr)) ;4a 13t 3b
v0406<sUb):id ((indx>),a ;4a I3t 3b
lower bound of counter
update (indx) with latest value
coapare to upper liait
juap out of loop on index=upr
v<H071d a, ((upr)) ;4a 13t 3b
vOWeid b,a ;li 4t lb
v04091d a, ( (indx)) ;4a I3t 3b
v0410cp b ;la 4t lb
v0411jp z, <elab>+3 ;3a lOt 3b
v0412endttrt
v0413calc roaj»tr=roei»tr+17
v0414s.ge (rslt,argl,arg2:0, 8, 0,16, 0,16:46, 118, 34, 26, 0,414, 440)
v04l5coe primitive to perfora coaparision between 2 16-bit nuabers
v0416coa list=result, arguaent 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
v0417begin stext
v04181d de,((arg2)) ;6a 20t 4b if ' arg2 leargl then rslt=ffh de=(arg2)
v04191d hl,((argl)) ;Sa l6t 3b hl=(argl>
v04201d a, h ;! 4t lb
v042land a (li 4t lb set sign flag of argl
v0422jp p,$+13 |3- lOt 3b juap if argl is positive
v04231d a, d |ta 4t lb argl = -
v0424and a |li 4t lb set sign flag of arg2
v042Sjp a, $+18 ?3a lOt 3b arg2 = - argl = - coap backwards
v04261d a, ;2a 7t 2b arg2 * + argl = - false
v0427jp $+24 ;3a lOt 3b
v04281d a, d ;! 4t lb
v0429and a ;i" 4t lb set sign flag of arg2
v0430jp p,$+8 ?3a lOt 3b arg2 = + argl = +
v043lld a,llimilb;2a 7t 2b arg2 = - argl = + true
v0432jp $+14 ;3a lOt 3b
v0433sbc hl,de ;4a ISt 2b
v04341d a, 00000000b; 2a 7t 2b result false arg2 )= argl
v0435jp a, $+7 ;3a lOt 3b
v0436jp a, $+4 ;3a lOt 3b
v0437cpl ;la 4t lb result true arg2 It argl
v04381d <<rslt)),a ?* 13t 3b
v0439»ndtext
v0440calc roaptr«roaptr+46
v0441s.eq (rslt, argl, arg2:0, 8,0, 16,0, 16:18,91,26, 13,0,441,454)
v0442coa priaitive to perfora coaparision between 2 16-bit nuabers
v0443coa list=result, arguaent 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
v0444begin stext
v04451d de,((argl)) ;6a 20t 4b if argl = arg2 then rslt=ffh de=<argl)
v04461d hl,((arg2)) ;5a 16t 3b hl=<arg2)
v0447and a ;la 4t lb clear carry flag
v0448sbc hl.de ;4a 15t 2b
89
v04491d a,llllllllb;2a 7t 2b








v0455s.le (rslt,argl,arg2:0,8,0, 16,0, 16:46, 118,34,26,0,455,481)
v0456coa primitive to perfora coaparision between 2 16-bit numbers
v0457coe Ust=result,arguaertt 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
v045Bbegin stext
v04591d de,(<argl>) ;6a 20t 4b if argl learg2 then rslt=ffh de=<argl>
v04601d hl,(<arg2>) ;5a 16t 3b hl=(arg2)
v04611d a, h Jl- 4t lb
v0462and a lli 4t lb set sign flag of arg2
v0463jp p,$+13 ?3a lOt 3b juap if arg2 is positive
v04641d a, d !! 4t lb arg2 = -
v0465*nd a ;! 4t lb set sign flag of argl
v0466jp a, $+18 ?3a lOt 3b argl = - arg2 = - coap backwards
v04671d a, ;2» 7t 2b argl + arg2 « - false
v0468jp $424 ?3a LOt 3b
v04691d a, d ?! 4t lb
vO470and i ;! 4t lb sat sign flag of argl
v0471jp p,$+8 ;3a lOt 3b argl + arg2 =
v04721d a,llllllllb;2a 7t 2b argl = - arg2 = + true
v0473jp $+14 ;3a lOt 3b
v0474sbc hl,dt 5 4a 15t 2b
v04751d a,00000000b;2a 7t 2b result false argl gt arg2
v0476jp a, $+7 5 3a lOt 3b
v0477jp a, 1+4 ;3a lOt 3b
v0478cpl ;i" 4t lb result true argl le arg2
v04791d (<rslt)),a ;* 13t 3b
v0480endtert
v0481calc roaptr=roaptr+46
v0482s.gt (rslt,argl,arg2:0,8,0, 16,0,16:46, 118,34,26,0,482,508)
v0483coa priaitive to perfora coaparision between 2 16-bit nuabers
v0484coa list*result, arguaent 1, arguaent 2 ::stor,tiae,ext,c, i,addrs
v0485begin stext
v04861d de,((arg2)) ;6a 20t 4b if arg2 It argl then rslt=ffh de=(arg2)
v04871dhl,((argl)) ;5a 16t 3b hl=(argl>
v04881d a, h ;! 4t lb
v0489and a ?! 4t lb set sign flag of argl
vO490jp p,$+13 ;3a lOt 3b juap if argl is positive
v04911d a, d Jli 4t lb argl = -
v0492and a ;! 4t lb set sign flag of arg2
v0493jp a, $+18 }3i lOt 3b arg2 = - argl = - coap backwards
v04941d a, ;£ 7t 2b arg2 argl s - false
v0495jp $+24 ;3a lOt 3b
v04961d a, d ill 4t lb
v0497and a lli 4t lb set sign flag of arg2
v0498jp p,$+8 ?3a lOt 3b arg2 = + argl = +







vOSOOjp $+14 ; 3a lOt 3b
vOQOlfbc hl,de ;4e I5t 2b
vOSOeid a,00000000b;2e result false arg£ gt argl
vO503jp z, $47 ;3a
v0304jp a, $+4 ;3a




vOQOSs,eain (::7, 24, 7, 21, 23, 509,352)
v0510coa priaitive to define controller setup and initialization
vOSUcoa list = eepty : eepty : storage, tiee, ext, calc, incl, addr
v0512coa the roe pointer is set to start at 16384 or 4O00h since this
v0513coa is the beginning of user addressible eeeory in the pro-log
v0514coa it is called roe because ultimately the controller's operating
vOSlScoa prograa would be burned into roe the raa pointer starts
v0516coa at 32735 which is 32 bytes below the top of usable eeeory
v0517coe on the pro-log to allow a 32 byte stack the top of user
v0518coa addressable eeeory on the pro- log is 32767 or 7fffh
v0519coa all initializations will be done through the use of global
v0520coa variable initlk and linked labels
vOS21coa following the initializations prograe Mill juep to the top of the
v0522coa polling loop for the task contingency pairs.
v0523coa to allow the use of a debug proa developed at the naval
v0524coe postgraduate school electrical engineering departaent the
v0S25coa starting location is changed to 40% to allow a the system
v052ficoa to auto boot and to allow loading of eeeory from another
v0527coa computer via the dual uart card, the loading proa inhibits the
v0528coa use of the reset location because of the location of the code and
v0529coa the interrupt loactions used in a debugger for the prolog system
v0530calc roaptr*16384
v0531calc raaptr*32735













v0545org (raaptr) ;raa pointer is pointing to top of aeaory - stack
v0546fetaktdefs 32
;
32b define stack area
v0547org (roaptr) ;begin code after reserved interrupt area
v0548tcold:ld sp,?stak+32 ;3a lOt 3b initialize stack pointer
v0549di ;la 4t lb disable aaskable interrupts




v0553s.add (rslt, argl, arg2:0, 16, 0,16,0, 16:31, 126, 37, 18, 0,553, 571)
v0554coa primitive to add argl and arg2 and store in rslt
vOS55btgin stext
vOSSld hi, ((argl));5» I6t 3b load argl in hi pair
v05571d be, ( (arg2)
)
;6a 20t 4b load arg2 in be pair
vOS561d a, 1 ;li 4t lb
v0359add a, c ;li 4t lb add lsb
v05601d 1, a |li 4t lb
v05611d a, h ;li 4t lb
v0562adc a, b ;li 4t lb add asb
v05631d h, a ;li 4t lb
v0564jp po ,$+15 ;3a lOt 3b if no overflow store result
v0565jp c ,t+9 ;3a lOt 3b if carry the aaxiiize einus rslt
v05661d hi, 7fffh ;3i lOt 3b put in largest positive value
v0567jp 1+6 ;3i lOt 3b
v05681d hi, BOOOh ;3a lOt 3b put in largest negative value
v05691d <(rslt)),hl;5a 16t 3b save result
v0570endtext
v0571calc ro«ptr*ro«ptr+31
v0572s, assign (var,data:0,8, 0,8:6, 26,8, 7,0,572, 579)
v0573coa priiitive to assign a value of one variable to another variable
v0574coa list«var,data-var:var-prec,data-prec:stor,tiK,ext,calc, incl,addr
v0575begin stext
v05761d a, ((data)) ;4« 13t 3b assign (data)
vOS771d ((var)),a ;4t 13t 3b to (var)
v0578endtext
v0579calc roaptr =roaptr 6
v0580s. assign (var, dat a : 0, 16, 0, 16:6, 32, 10, 7, 0, 560, 587)
v0581coa primitive to assign a value of one variable to another variable
v0582coi list3var,data-var:var-prec,data-prec:stor,tiie,ext,calc, incl, addr
v0583begin stext
v05B41d hi, ((data)) ;5a 16t 3b assign (data)
v05851d ( (var)), hi ;5* 16t 3b to (var)
v0586endtext
v0587calc roaptr =ro*ptr + 6
v0588*.proc (naa :: 1,4, 1,7,0,588,595)




v0593*(nae): nop ;li 4t lb entry point for (naa)
vOS94tndttxt
v0595calc roiptr=roiptr+l
v0596s.cons (naa,val, :0, 8: 1,0, 0,6, 0,5%, 602)
v0597coi priiitive to define data
vOS98coa list=data-naie,value:value-prec,stor,tiee,ext,c, i,addrs
v0599begin stext




v0603s, tabent (fnc.task :: 10, 51, 15, 10,0,603,613)
vO604coa primitive to add one entry to aonitor table
v0605coa list11 func-naae, task naae:eapty:s,t,e,c,i, address
v0606begin stext
v0607call *(fnc) ;5a 17t 3b test for contingency (fnc>
v06081d a,((fnc>) ;ta 13t 3b get contingency result
v0609cp llUUllb ;li 4t lb check if result true
v0610call z,e<tafk> ;5a 17t 3b if true execute task






v0615coa this is a dummy primitive to allow compatibility Mith the 8080
v06l6com library, the functions that Mould be performed in this priaitive
v0617coa art all located in s. tabent. this has the effect of eliminating
v0618coa intermediate table and increasing execution speed, if there are
v0619com mde variations in contingency/task speeds more memory Mill be
v06£0com than in the 8080 priaitive. note s,main is also changed because
v0621coa of the eliaination of the intermediate table
v0622com list" func-naae, task naae:eapty:s,t,e,c,i, address
v0623btgin stext
v0624 | this space is deliberately void, this is a duaay priaitive.
v062Sendtext
v0626s, var (name :0, 8:0, 0,0,3, 0,626, 634)
v0627coa priaitive to define storage for 8 bit variable integer or logical
v062Bcom 1 i strata-name, value:value-prec, stor, t iae, ext, c, i, addrs
v0629calc ramptr=ramptr - 1
v0630begin stext
v0631org (raaptr) ;8 bit variable (naae) in raa
v0632(name>: defb ;0a Ot lb
v0633org <roaptr>
v0634endtext
v0635s.sub (rslt, argl, arg2:0, 8, 0,8, 0,8:23, 87, 26, 14, 0,635, 649)
v0636coa priaitive to subtract arg2 froa argl and store in rslt
v0637coa list* rslt,argl,arg2:precisions:s,t,e,c, i,a
v0638begin stext
v06391d a, ((argl)) ;4a 13t 3b load argl in accumulator
v06401d hi, (arg2) ;3m lOt 3b point hi to arg2
v0641sub (hi) ;2a 7t lb argl - arg2
v0642jp po ,S+13 ;3m lOt 3b if no overflow store result
v0643jp c ,f+8 ;3a lOt 3b if carry the aaxiaize ainus rslt
v0644id a,01111111bj2m 7t 2b put in largest positive value
v0643jp f+5 ;3m lOt 3b
v06461d a, 10000000b ;2a 7t 2b put in largest negative value
v06471d ((rslt)), a ;13t 4m 3b save result of add in rslt
vOfrMendtext
v0649calc roapt r=roaptr+23
vOSSOs. sub (rslt, argl, arg2:0, 16, 0, 16, 0, 16:31, 126, 37, 19, 0, 650, 669)




v06541d hi, ((argl>) ;5» 16t 3b load argl in hi pair






;li 4t lb subrtract lsb
ill 4t lb
ill 4t lb
v0660sbc a, b ;li 4t lb subtract eb
v06611d h, a ;li 4t lb
v0662jp po ,$+15 ;3i lOt 3b if no overflow store result
v0663jp c ,$*9 ;3n lOt 3b if carry the laxiiize linus rslt
v06641d hi, 7fffh \3m lOt 3b put in largest positive value
v0665jp $+6 ;3i lOt 3b
v06661d hi, 8000h ;3i lOt 3b put in largest negative value
v06671d ((rslt)), hi ;Si 16t 3b save result
v0666endtext
v0669calc roiptr=roiptr+31
vO670s. exitproc (naa : : 1, 10, 3, 6, 0, 670, 676)
v0671coa priiitive to close proc
v0672coa list=proc-nai, contnai:eipty: storage, tiie, ext,calc,incl,addr
v0673begin stent




v0678coa priiitive to define data for 16 bit integer
v0679coa list^ata-rw»,value:value-prec,stor,tiie,ext,c,i,addr5
v0660begin stext




v0665coi priiitive to define storage for 16 bit variable integer
v0686coi list>data-naK,value:value-prec,stor,tiie,ext,c, i,addrs
v06B7calc raiptr=ra«ptr - 2
v0668begin stext
v06B9org (raaptr) ;16 bit variable (naie) in rai
v0690<nan): defw ;0i Ot 2b
v0691org (roiptr)
v0692endtext
v0693s. loc doc : : 1, 4, 1, 6, 0, 693, 699)
v0694coa priiitive to define a lable (location)
v0695co* listslabel-naie :eipty: storage, tiie,ext,calc, incl,addr
v0696begin stext
v0697(loe): nop ; define location (loc)
v0698endtext
v0699calc ro^Jtr«roiptr+l
v0700s.end (::3, 10,3,8, 10,700,710)




v07(M#i<iiutlk):jp espvsr ;3» lOt 3b initialization of hardware is complete
v0705
; start top of Bain aonitor loop
vOTOGtnd ;end of software listing ready for assembly
v0707mftffxt
vO706calc roeptpqroaptr+3
v0709co» put in —try needed for implementation in ran and roe
v0710incl h.eeeory (::)
v0711s.jepf (val.loc :0,8: 8,30,8,8,0,711,719)
v07l2coe primitive to branch on false condition
v0713coa list=value,juep-loc: value-prec, :storage,tiee,ext,calc, incl,addr
v07Hbegin ftext
v07l51d a,(<val>) ;4e 13t 3b branch to <loc> if (val) is true
v0716cp ;2a 7t 2b
v0717jp z, <loc) ;3a lOt 3b
v0718endtext
v0719calc roeptr*ro»ptr*fl
v0720*, eonitor (ill, 4, 1,7,0,720,727)
v0721coa primitive to define p2 eonitor as controller supervisor
v0722coa list eeptyieepty: storage, tiee,ext,calc,int,addr
v0723begin sttxt
v0724; =eomtor section=
v0725#spv*r:nop ;la 4t lb eark top of the polling loop
v0726endtext
v0727calc ro«ptr=roeptr+l
v0728s.tabend ( :: 3,10,3,6,0,728,734)
v0729co« subroutine to define end of eonitor table
v0730c<» list= «ejjty:eepty:s,t,e,c,i,addr)
v0731begin stext
v073£jp fspvsr ;go to the top of the polling loop of eonitor table
v0733endte*t
v0734calc roeptr=ro«pt r+3
v0733f,wlt (rslt,argl,arg2:0,8,0,8, 0,8:35,528, 138,22,0,735,757)




(<argl));3e 13t 3b put argl in e
v0739id e, a !! 4t lb
v07401d a,(<arg2) );3e 13t 3b load arg2
v07411d hi, ?3i lOt 3b clear rslt
v07421d d, h ?! 4t lb clear d for shifts
v0743id b, 7 ;2a 7t 2b set counter to 7bits
v0744rra ;i« 4t lb
v0745jp nc,*+4 ;3a lOt 3b
v0746add hi, de ?3i lit lb
v0747sl« e ?2a at 2b
v0748rl d J2» 8t 2b
v0749djnz 1-9 ;3i I3t 2b *7 *2« 8t on last tiee
v0750rra ;i» 4t lb
v0731jp nc, H6 J3. lOt 3b
v0752and a ita 4t lb
v0753sbc hi, de ;4« 15t 2b
v07541d a, 1 ;! 4t lb truncate result to 8
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v07551d (<rsit>) ,a ;4a 13t 3b save result
v0756e«dtext
v0737calc ro»ptr*To«ptr+35
v07SBi.Mlt (rslt,argl,arg2 :0, 16, 0, 8, 0, 8: 34, 527, 138, 21, 0, 758, 779)
v0739co» Mltiply 2 8 bit nueber and get 16 bit result
v0760begin stext
vOTBlld a ,(<argl));3i 13t 3b put argl in e
v07621d e, a 111 4t lb
v07631d a,((arg2>);3« 13t 3b load arg2
v07641d hi, ;3i lOt 3b clear rslt
v07651d d, h l«" At lb clear d for shifts
v07661d b, 7 ;2» 7t 2b set counter to 7bits
v07&7rra ;! 4t lb
v0768jp nc,$+4 ;3« lOt 3b
v0769add hi, de |3» lit lb
v0770ila e ;2» 8t 2b
v0771rl d ;2» 8t 2b
v0772djnz t-9 ;i 13t 2b #7 +2e ft on last ties
v0773rra ;i" 4t lb
v0774jp nc, *46 ;3» lOt 3b
v0773and a ;! 4t lb
v0776sbc hi, de »* 15t 2b
v07771d (<nlt)) ,hl 55B 16t 3b save result
v0778mJtent
v0779calc roeptr«ro«ptr*34
vO780i.Mlt (rslt,argl,arg2 :0, 16, 0, 16, 0, 16:39,1 105, 289, 22, 0, 780, 802)
v0781cm Mltiply 2 16 bit nuabers and get 16 bit result
v0782b*gin stext
v07831d de,((argl));6a 20t 4b put argl in de
v07841d bc,((arg2));6« 20t 4b load arg2
v07891d a, b 111 4t lb split arg2 to ate
v07861d hi, |3i lOt 3b clear rslt
v07871d b, 13d |2» 7t 2b set counter to 7bits
v0788rra 111 4t lb
v0789rr c ?2« at 2b
v0790jp nc, $+4 J* lOt 3b
v0791add hi, de ?3i lit lb
v0792»la e J2" 8t 2b
v0733rl d 52» 8t 2b
v0794djnz *-OObh !3« I3t 2b *7 *2a 8t on last ti*
v0795rra ;! 4t lb
v0796rr c •2e at 2b
v0797jp nc, Ui I* 10t 3b
v0798and a |ta 4t lb
v0799stc hi, de !« IS 2b
vOBOOld (<rslt)),hl;5l 16t 3b save result
vOSOlendtext
v0802calc roaptr=ro«ptr+3^
vO803s.nhi lestart (top, lpct ul.4, 1,6,0,803,814)
v0804co« primitive to establish label for top of a Nhile-do loop
v0805coa condition to be tested uaediately follows this label
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v0806coa reps is global variable used to account for tiling during
v0807coi Multiple loops








v0816coa priaitive to decide whether to juap out of while-do loop based
v06l7cos on boolean value passed to rslt bot is loop bottoa label
v0818begin stext
v08191d a,(<rslt>) ;4a I3t 3b get boolean value
v0820and a ;le 4t lb check if true(ffh) or false(OOh)
vOeeijp z, (bot)+3 ;3a lOt 3b if false juap out of while-do loop
vOB22endtext
v0823calc roiptr«roaptr+7
v0824s.whend (top, hot:: 3, 10, 3, 4, 0,824, 832)
v0825coa priaitive to Bark end of statements to be executed in a while-
v0826coa do-loop global variable reps is reset to value existing
v0827coa before for- loop started
v0628calc pop reps
v0829begin stext
v0830(bot):jp (top) ;3» lOt 3b juap to top of while-do loop
vOlSlandtMt
v0832calc ro«ptr=ro«ptr+3
v0833s,ne (rslt,argl,arg2:0,8,0, 16,0, 16:18,91,26, 13,0,833,846)
v0834coa priaitive to perfora coaparision between 2 16-bit nuabers
v083Scoa list=resu It, argument 1, arguaent 2 :tstor,tiae,ext,c,i,addrs
v0836bagin stext
v08371d de,((argl)) ;6a 20t 4b if argl arg2 then rslt=ffh de=(argl)
v06381d hl,((arg2>) ;5w I6t 3b hl=(arg2)
v0839and a ;li 4t lb reset carry flag
v0840sbc hl,de ;4a ISt 2b
v08411d a,0 ;2a 7t 2b
v0842jr z, 1+3 ;3a 12t 2b result equal
v0843cpl ;li 4t lb result not equal






v0848coa priaitive to include z-80 cpu board 4 ahz
vOMScalc slot - slot + 1
vOflSOincl h.tcardcage (::)
v0851begin htext
v08S2 put z-80 cpu board in slot (slot)
v0853 eeaex high














v0867 m14 10 1
VUBDO HIS 01
v0869 note numbering is froe left to right and froe top to bottoe.





v0873coa primitive to include card cage and power supply for controller
v0674begin htext





v0878coa primitive to include required eeeory
v0679calc slot = slot 1
vOMOincl h.tcardcage (::)
vOaaiif roeptr .It. raaptr skip 5
vOGKbegin htext
v0883 the prograe space and the variable space have cohded
v0864 you do not have enough eeeory to execute your program
v08B5 your eeeory is halted to 16k
v0886endtext
v06B7begin htext
vOfltt put 16k eeeory board in slot (slot)












v0899coa primitive to lieit the nueber of slots in card cage to B
vOTOOif slot . le. 8 skip 4
v0901begin htext
v0902 you have exceeded the eaxieue nueber of allowable slots in the
v0903 card cage, it is halted to 8.
v0904endtext
v0900s. divide (rslt,argl,arg2:0,8,0,8,0,8:36,504,129l 41,0,905,946)
v0906coe routine to divide argl by arg2 and store in rslt
v0907coa taken froe zaks p 137
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v0908beo.in stext
v09Wld a, (<argl>) ;* tl3 b3 get dividend
vOSlQand a 111 4t lb
vOSUld h,0 ;2» 7t 2b
v0912jp p, *+7 !* lot 3b
v0913cpl Jli 4t lb
v0914inc a ;1» 4t lb
v09151d h,080h J2» 7t 2b
v09l61d e, a ;! t4 bl
v09171d a, (<arg2>) ;a4 tl3 53 get divisor
v0918anda iii 4t lb
v0919jp p, HObh ;3« lOt 3b
v0920cpl ;li 4t lb
v0921inc a Jli 4t lb
v09221d c, a 111 4t lb
*09£31d a, 060h ;2» 7t 2b
vOS2*kot h ji« 4t lb
vOSSSld h, a Hi 4t lb
vOSaSld a, c $! 4t lb
v09271d c, a ;il t4 bl
v0328xor a »! t4 bl clear accumulator
v09291d b, S ;* t7 b2 set loop counter
v0930rl t !* t8 b2 rotate
v0931rla ;! t4 bl
v0932sub C i«i t4 bl trial subtract
v0933jr nc ,t»3 ;«3 tl2 b2 subtract ok
v0934add a, c {i t4 bl restore accua,set cy
v0935djnz *-7 f«3 tl3 b2 2 t8 on last loop
vOS361d b, a ill t4 bl put reaainder in b
v09371d a, e ;«i t4 bl get quitent
v0938rla ;! t4 bl shift in last result bit
v0939cpl 5«1 t4 bl coaplewnt bits
v0940bit 7, h »2» 8t 2b
v0941jp z,f+5 ;3i lOt 3b
v0942cpl iii 4t lb
v0943inc a ?! 4t lb
v09441d (<rslt>),a ;«4 t!3 b3 store quotient in rslt
v0945endtext
v0946calc roq>tr«roiptr»5f
*0947s. divide (rslt, argl, arg2:0, 16,0, 16,0, 16:80, 1465,376,57,0,947, 1004)
v0948coi primitive to divide argl by arg2 and store in rslt
v0949coa 1 ist=rslt, argl , arg2: precisions: s, t , e, c, i, addr
v0350tegin stent
v09511d hi, ( (argil );5f 16t 3b load argl in hi pair
v0952bit 7, h ?2« 8t 2b
v09531d b,0 ;2» 7t 2b
v0954jp z, $+12 53i lOt 3b
v09551d a, h III 4t lb
v0956cpl til 4t lb
v09571d h, a 111 4t lb









































































































































load arg£ in be pair














































vl006co« primitive to create an clock in the etc chip of the z80 cpu board
vl0O7begin htext
vl008 these additional connections on the cpu board are required to





2> 8t on =0
restore sign of rslt
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vlOiO operates at 2 ehz vice 4 ehz for the z-80a cpu the following
vlOll juepers Mill cause channel to be served by the internal 2ehz
vl012 clock and channel 1 to be served by the output froa channel
vl013 thus for exaaple if channel is set up to generate a pulse
vl014 every 2000 internal clock cycles and this pulse becoees the input
vl015 clock signal to channel 1 then the net result is channel 1 is a
vl016 doMncounter supplied with a lkhz clock signal
vl017 connect jl-20 to jl-12 this connects channel output to channel 1
vi018 input clock
vl019 jl-15 to jl-16 gate of channel tied to ground so down
vl020 counter will work
vioei j 1-9 to j 1-10 gate of channel 1 tied to ground so down
vl022 counter will work
vl023 connect on wl2
vl024 1-2 internal clock signal supplied to channel 2
vl02S 7-8 external clock signal supplied to channel 1
vl026 (actually the output fron channel 0)





vl030coa primitive to add the 7903 keyboard display card this primitive
vl031coa is called by outputport and inputport the keyboard and
vl032coi digital display features are not used only the rocker swithces
vl033con are used to control input and the leds to display output
v 10341 f keybrd .eq. 1 skip 14
vi035calc keybrd = 1
vl038calc slot = slot + 1
vl037incl h.tcardcage (::)
vl038begin htext
vl039 put first prolog std 7303 keyboard/display card in slot (slot)





vl04S disconnect the following jueper pins
vl046 all others
vl047 address space 11000000, 11000001
vl048endtext
vl049s. fixedwait (tieeiO, 1275: 15, -5, 18, 6, 0, 1049, 1068)
vlOGOcow routine to delay a fixed period of tiee in increeents of 5ss
vlOSlcoa eax allowed input value is 1275es
vlOQScoa as currently coded there say be up to a 10% error in actual





vl058; wait (tiee) es (for z80a 4 ehz clock)
vl059;
vl0601d b, (scrtch) ;2e 7t 2b set value of outer loop counter
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vl0611d de,-l ;3« lOt 3b value by which inner loop is decreantd
vl0621d hi, 800 \3m lOt 3b starting couter value for inner loop
vl063add hl,de ;3i lit lb deer—
n
t inner loop
vl064nop ;la 4t lb duaay inst. to Bake inner loop =25t
vl065jp c,*-2 ;3a lOt 3b juap to of inner loop until hl=0
vl066djnz $-8 ;3a2 13t8 2b decreaent outer loop counter until b=0
vl067endtext
vl068calc roaptr=roaptr 15
vl069s. issuevent (outna:0, 8:5, 24,7,8,0, 1069, 1077)
vl070coi outputs contents of outna to data port of prolog 7303 keyboard
vl071coa card data port is dOh value of data sent can be seen by
vl072coa exaainieg 8 leds on 7303 card, one led for each of 8 bits
vl073begin stext
vl0741d a, ((outna)) ;4e 13t 3b get contents of output variable
vl075out (0dOh),a ;3a lit 2b output to data port of 7303 card
vl076endtext
vl077calc roaptrsroaptr + 5
vl078s. out put port (outna, tech :0, 8:6, 29, 8, 14, 13, 1078, 1 103)
vl079coa tech is a hold-over froa the original csde design
vlOSOcoa it is not used here because the output type of signal
vlOSlcoa is predeterained by the hardware available, prolog boards
vl082coa keytrd is a boolean flag indicating if the prolog 7303 board has
vl083coa been included already this priaitive sets up the 7303 card
vl084coa so that contents of outna will be output to the single data
vlOSScoa port, dOh to do this the variable Bust first be created then a
vl086coa control code sent to port dlh to write inhibit the digit displays
vl087coa any data value that is output will be seen only on the 8 leds
vl088coa on*l and off=0 for each of 8 bits of the output data value
vioascoa the leds are cleared first in preparation for display of new data
vl090if keytrd .ne. skip 2
vl091incl h.keydisplay(::>
vl092calc keytrd * keytrd 1
vl093calc raaptr = raaptr - 1
vl094eegin stext
vl095;sets up 7303 card so that the contents of (outna) will be output
vl096org (raaptr)
vl097 (outna) i defb
vl096org (roaptr)
vl0991d a, ; 2a 7t 2b write inhibit the alphanumeric display
vUOOoat (0dlh),a | 3a lit 2b send it to control port
vltOlout (0d0h),a | 3a lit 2b clear all leds
vlMMtet
vll03calc roaptr * roaptr 6
vllOfeinpatport (imaa, tech :0, 8:0, 0,0, 13, 12, 1104, 1125)
vllOOcoa tech is a hold-over froa the original csde design it is not used
vl lOScoa here because the input type of signal is predeterained by the
vll07coa 7303 keyboard/display board ie, a single 8-bit data port since
vllOflcoa no control code is required, only the input storage location is
vli09coa created by this priaitive when eore coaplex i/o hardware is
villOcoa available this priaitive will require modification
vllUcoa mnaa is where the value available at the single data port, dOh,
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vlU2coa will be latched
vlU3coa keybrd it a boolean flag indicating if the prolog 7303 card has
vlll4coa already been included
vtllSif keybrd .ne. skip 2
vill6incl h.keydisplay(::)
vlU7calc keybrd = keybrd +1
vlUScalc raeptr raeptr -1
vlll9begin stent
vll20; sets up 7303 card so that value at data port can be






























26s.sensecond (imaa:0,6:56, 129,37,44,0, 1126, 1170)
27cm purpose is to demonstrate ability to input data
2flcoa innaa is the variable that Mould normally be the depository
29coa of the value present at the single data port , dOh, on the
30coa 7303 keyboard card for demonstration purposes only the 2
31coa rocker snitches on the 7303 card are used to control input
132coa and since they only control bits 6 and 7 of the 8 bit (0-7)
33coe data port, a saall conversion routine has been added such that
34coa 1 of 4 values Mill be placed in innaa depending on the


















36coa applies s2(left) si (right)
37coa on(up) on
38coa on off (down)
39coa off on
40coa off off
4icoa this allows an input choice of 4 differnt values via the


















601 d a, 4
6ild <<innei»,a
vl!62jp *+16
\ 2m lit 2b data port read for input
la 4t lb save value in b for later
2a 7t 2b Bask for both switches on
2a 7t 2b check for both switches on
3a lOt 3b if both on then juap down
la 4t lb get original value again
2a 7t 2b Bask for left switch on only
2a 7t 2b check for left switch on only
3a lOt 3b if left on then juap down
la 4t lb get original value again
2a 7t 2b Bask for right switch on only
2a 7t 2b check for rt switch on only
3a lOt 3b if rt on then juap down
Zm 7t 2b both switches Bust be off
4a 13t 3b both off, (innaa) = Olh
3a lOt 3b jeap to end of routine
2a 7t 2b both switches aust be on
4a 13t 3b both on, (innaa) = 04h
3a lOt 3b juap to end of routine
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i & 7t 2b




; 2M n 2b
; to 13t 3b
; la *t lb
left witch on only
left on, (innaa) Q3h
juap to end of routine
right Mitch on only
right on, (innaa) * 02h









vll71i, ttboolNtit (top, aixtat 1 1,
-9, 1, 10,6, 1171, 1161)
vll72coa priaitive to aark top of boolean wait structure
vll73coi top is label for beginning of boolean wait
vll74coa aaxta is eax tiee in Billiseconds allowed to check conditions




vll79<top):nop ;! 4t lb eark top of boolean wait loop
viiBOendtert
vllBlcalc roaptr=roaptr+i
vll82s.boolMait ( rslt, top, bot: 0,8 -.22,93,26, 23, 0,1 182, 1205)
vll83coa priaitive to check for boolean conditiontif true then exit) and
vll84coe read current tiee froa channel 1 of etc since clock
vll85con continues to downcount past OOOOh tiee interval expiration
vll86coa is determined by checking the sign bit of the esb of the 2 byte
v1187cobi clock tiee if it is 1 then tiee has expired and the boolean
rslt is boolean value passed froa











vllSScoa structure is exited

















vl206s. call (naa :: 3, 17, 5, 7, 0,1206, 1213)
vl207coa priaitive to call another procedure
vl208coni list=proc-naae:eBpty:storage,tiae,ext,calc, incl,addr
vl209begin stext






check if true(ffh) or false(OOh)
if true jubp out
channel l+latched read+aodeO+hex





check if counter value has passed
zero ie, becoae negative
if counter value still positive
ie, bit 7 = then go to top
5a 17t 3b
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v 12 14s. in (::
, ,
,9,0,1214,1223)
vl215com priiitive to set the timed block flag
vl216com it is modeled exactly after Itcol ross's s.in in the 8080
vl217com realization volurnn and is included for completeness
vl218coa it does not confora to carson's translator output format
vl219coa and is not usable in its present fore
vl220coi the global variable teblck is supposed to be a flag to indicate
vl221com to the csde program that the following primitives constitute
vl222coe a timed block within a task
vl223calc tmblck=l
v 1224s. ni (::
, ,
,3,0,1224,1227)
vl225com primitive to clear the tieed block flag






vl230 this is a dummy primitive to remind you to put in the dual uart card
vl23l if you mish to use the nps loading roe. the require setting are as
vl232 follows.







vl240 address space eO thru e7
vl241endtext
vl242com this has to be the last line
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APPENDIX F
WORKING CSDL TEST PROGRAM
This appendix contains a problem to taat the primitives
that generate a while-do loop. Thia problem was completely
run through CSDE, from CSDL problem statement to operating
program on the Pro-log microcomputer. The files listed
below are unedited except for the primitive list, where the
value of max loop count was moved from 'e.whilecon' to
's.whilestart' . They are, in order, the CSDL problem,
primitive list, application timing file, aymbol table, CSDE
software output, CSDE hardware output, and CSDE debug file.
CSDL Problem
IDENTIFICATION
DESIGNER : "BOB VOGEL"
DATE I "02-07-85"






INPUT: ARG1,8,TTL; END INPUT;





































p It. generated for: SYSTEM
p 2a. MAIN (::)
p 3d: FIRST : l: l
p 4s. inputport (ARG1,TTL:8)
p 5a . ou tputport (LIGHT , TTL : 8 >
p 6s. var (EACHl :8,0)







p 10s. assign (EACHl,0COl:i,8)
p lis. sensecond (ARGl:8)
p 12s. le <®T01,ARG1,©C02:8,8,8)
p 13a. j*pf (8TO1,0O1:8)
p 14s. sub <«TO1,8CO1,0CO3:8,8,8)
p 15s. assign (EACHl, ©T01: 1,8)
p 16s. loc (001:)







p 21a . 8«neecond (ARGl:8)
p 22s. le <©TO1,ARG1,0CO4:8»8.8)
p 23a. japf <9TO1,0O2:8)
p 24a. aub <STO1,0CO1,0CO3:8,8,8)
p 25s. assign <EACH5,8T0l:l,8>







p 30a . assign <LIGHT,0CO3:8,8)
p 31s. whilestart <S03. 4:
)
p 32a. le <0TO1,LIGHT,0CO5:8,8,8)
p 33a.whilecon (3T01, 804:8)
p 34a . issuevent <LIGHT:8)
p 35s. add (0T01,LIGHT,0C02:8,8,8)








p 42s. assign (LIGHT,eC0i:8,8)
p 43a. iaauevent (LIGHT:8)




generated for : SYSTEM
p 47a. cone (0CO1,O:8)
p 48e.cone <0CO2,2:8)
p 49a.cona (0CO3,l:8)
p 50a . cone (0004,4:8)
p 51s.cona (0CO5,7:8)
























































org 32735 ;raa pointer is pointing to top of weaory - stack 5 11
fetak:defs 32 ; 32b define stack area i 12
org 16384 j begin code after reserved interrupt area
»
13
fcold:ld sp,£stak+32 ;3a lOt 3b initialize stack point; 14
di ;la 4t lb disable maskable interrupts; 15
jpWO ;3e lOt 3b do hardware initializations • 16
; sets up 7303 card so that value at data port can be i 17








Id a, \ 2m It 2b write inhibit the alphanumeric displa; 26
out (0dlh),a ; 3a lit 2b send it to control port 27
out (0d0h),a ; 3a lit 2b clear all leds 28
org 32732 ;8 bit variable eachl in raa 29
eachl: defb ;0a Ot lb 30
org 16397 31
org 32731 ;8 bit variable eachS in raa 32
eachS: defb ;0a Ot lb 33
org 16397 34
{procedure eachl 35
Geachl: nop ;la 4t lb entry point for eachl 36
Id a,(8c01)
;
4a 13t 3b assign 8c01 37
Id (eachl),
a
;4a I3t 3b to eachl 38
in a, (OdOh) ; 3a lit 2b data port read for input 39
Id b,a ; la 4t lb save value in b for later 40













































































































































a, (MOD ;4a 13t 3b branch to
;2a 7t 2b
z, 901 ;3a lOt 3b
a,(8cOD ;4a 13t
hl,fe03 ;3a lot
sub (hi) ;2a 7t
7t 2b check for both switches on 5 42
lOt 3b if both on then juap down i 43
4t lb get original value again
;
44
7t 2b aask for left snitch on only 45
7t 2b check for left switch on only 46
lOt 3b if left on then juap down 47
4t lb get original value again 48
7t 2b aask for right switch on only 49
7t 2b check for rt switch on only 50
lOt 3b if rt on then juap down ? 51
7t 2b both switches aust be off 52
3b both off, argl = Olh 53
lOt 3b juap to end of routine 54
7t 2b both switches aust be on
»
55
3b both on, argl 04h j 56
lOt 3b juap to end of routine • 57
7t 2b left switch on only • 58
3b left on, argl = 03h ? 59
lOt 3b juap to end of routine
;
60
7t 2b right switch on only ; 61
3b right on, argl - 02h ? 62
4t lb end of input conversion routine i ? 63
3b if argl le arg2 then rslt=ffh •
»
64




lb c=arg2 } 67
lb set sign flag of arg2 • 68
3b juap if ar§2 is positive
»
69
lb arg2 = - 70
lb set sign flag of argl 71
lb restore ar§2 to accuaulator 72
3b argl - arg2 - coap backwards ? 73





lb set sign flag of argl 77
lb restore arg2 to accuaulator 78
3b argl + arg2 = + ? 79
2b argl * - arg2 + true 80
2b 81
lb 82
2b result false argl )= arg2 83
3b 84
lb result true argl It arg2 85
3b 86
e Ml if ftOl is true 87
? 88
89
3b load argl in accuaulator 90
3b point hi to arg2 91
lb argl - arg2 92
no




Id a, 10000000b ;2e
Id <6t01),a ;13t
Id a,(6t01) ;4a










































































if no overflow store result
if carry the aaxiaize einus rslt
put in largest positive value
put in largest negative value





lb return to aonitor, exit eachl










13t 3b assign ecOl
13t 3b to eachS
3a lit 2b data port read for input
li 4t lb save value in b for later
2a 7t 2b cask for both witches on
2a 7t 2b check for both switches on
3a lOt 3b if both on then juap doan
la 4t lb get original value again
2a 7t 2b aask for left snitch on only
2a 7t 2b check for left switch on only
3a lOt 3b if left on then juap doan
la 4t lb get original value again
2a 7t 2b aask for right switch on only
2a 7t 2b check for rt switch on only
3a lOt 3b if rt on then juap down
2a 7t 2b both switches aust be off
a I3t 3b both off, argl = Olh
3a lOt 3b juap to end of routine
2a 7t 2b both switches aust be on
I3t 3b both on, argl 04h
3a lOt 3b juap to end of routine
2a 7t 2b left switch on only
13t 3b left on, argl = 03h
3a lOt 3b juap to end of routine
2a 7t 2b right switch on only
13t 3b right on, argl « 02h
lb end of input conversion routine
if argl le arg2 then rslt=ffh
b*argl
c=arg2
set sign flag of arg2
juap if arg2 is positive
arg2 -
set sign flag of argl
restore arg2 to accuaulator
argl = - arg2 = - coap backwards
















































































Id a, b ;li 4t lb
i
1*4
and a ;le 4t lb set sign flag of argl | 145
Id a, c ;li 4t lb restore arg2 to accumulator ; 146
jp p, $+7 ;3a lOt 3b argl arg2 147
Id a,Ullllllb;2i 7t 2b argl = - arg2 true ] 146
jr $+9 ;3e 12t 2b 149
cp b ;li 4t lb ISO
Id a,llllllllb;2a 7t 2b result false argl )» arg2 151
jp p, 1+4 ;3a lOt 3b 152
cpl ;li 4t lb result true argl It arg2 153
Id (fftOD.a ;4a 13t 3b 154
Id a, (9t01) ;4a I3t 3b branch to 902 if ttOl is true 155
cp ;2m 7t 2b 156
jp z, 902 ;3a lOt 3b | 157
Id a, (fcOl) ;4a 13t 3b load argl in accumulator 156
Id hl,9c03 ;3a lOt 3b point hi to arg2
I
159
sub (hi) |2a 7t lb argl - arg2 160
jp po ,$+13 ;3a lOt 3b if no overflow store result i 161
jpc ,1+8 ;3e lOt 3b if carry the eaxiiize einus rslt 162
Id a,01111111b;2» 7t 2b put in largest positive value
I
163
JP i+5 ;3a lOt 3b I 164
Id a, 10000000b ;2e 7t 2b put in largest negative value
;
165
Id (9t01),a ;13t 4e 3b save i•esult of add in rslt | 166
Id a,(9t01) ;4e 13t 3b assign 9t01 | 167
Id (each5),a ;Aa 13t 3b to each5 | 168
902: nop ; define location 902 ; 169




9onlita: nop ;li 4t lb entry point for onlita
1
172
Id a, (9c03) ;4a 13t 3b assign 9c03 | 173
Id (light), a ;4e 13t 3b to light | 174
903:nop ;li *t lb top of while-do- loop
i
175
Id a, (light) ;4a 13t 3b if argl le arg2 then rslt*ffh ! 176
Id b, a ;li 4t lb b=argl 1 177
Id a,(9c05) ;4e 13t 3b ; 178
Id c, a ;li 4t lb c=arg2
I
179
and a ;li 4t lb set sign flag of arg2
i
180
jp p,$+13 ;3a lOt 3b juep if arg2 is positive [ 181
Id a, b ;1« 4t lb arg2 = -
i
182
and a ;li 4t lb set sign flag of argl
i
183
Id a, c ;li 4t lb restore arg2 to accumulator ; 184
jp i, $+17 ;3a lOt 3b argl = - arg2 - coap backwards i 185
Id a, ;2a 7t 2b argl = + arg2 » - false
i
186
jr $+13 ;3e 12t 2b
I
187
Id a, b ;! 4t lb ; 188
and a ;li 4t lb set sign flag of argl | 189
Id a, c ;la 4t lb restore arg2 to accumulator ; 190
jp p, $+7 ;3» lOt 3b argl + arg2 * + 1 191
Id a,llllllllb;r 7t 2b argl - arg2 true
1
1%
jr $+9 ;.* 12t 2b
i
193
cp b ; ; 4t lb ; 194
112
Id a,llliuilb|2a 7t 2b result false argl >= arg2 1 135
JP Pi H4 ;3i lOt 3b \ i 1%
cpl ;la 4t lb result true argl It arg2 j 197
Id (MOD, a ;*a I3t 3b 196
Id a, (MOD ;4e 13t 3b get boolean value ; 199
and a ;la 4t lb check if true(ffh) or false(OOh) ; 200
jp z,W4+3 ;3a lOt 3b if false juap out of Mhile-do loop 201
Id a, (light) ;4e 13t 3b get contents of output variable ' 202
out (OdOh),a ;3a lit 2b output to data port of 7303 card 203
Id a, (light) ;13t 'm 3b store argl in accumulator
I
204
Id hl,*c02 ;10t 3a 3b have hi point to arg2 byte 205
add a, (hi) ;7t 2a lb add accumulator aith arg2 206
JP po ,**13 ;3a lOt 3b if no overflow store result ; 207
jpc ,$+8 ;3a lOt 3b if carry the aaxiaize ainus rslt
,
206
id a,01111111b;2a 7t 2b put in largest positive value ; 209
jp*+5 ;3a lOt 3b , | 210
Id a, 10000000b ;2a 7t 2b put in largest negative value ; 211
Id (MOD,
a
;13t 4a 3b save result of add in rslt ;
t
212
Id a, (MOD ;4a 13t 3b assign M01 213
Id (light),
a








Id b, 50 ;2a 7t 2b set value of outer loop counter
Id de,-l ;3a lOt 3b value by ahich inner loop is decreantd; 219
Id hl,80O ;3a lOt 3b starting couter value for inner loop | 220
add hl.de ;3a lit lb decreaent inner loop
\
221
nop ;la 4t lb duaay inst. to aake inner loop =25t 222
JP c,$-2 ;3a lOt 3b juap to of inner loop until hi=0 223
djnz $-8 ;3a2 13t8 2b decreaent outer loop counter until b»0
1
224
*)4:jp 903 ;3a lOt 3b juap to top of while-do loop
;
225
ret ;3a lOt lb return to aonitor,exit onlita - 226
{procedure offit ; 227
Soffit: nop ;la 4t lb entry point for offit 226
Id a,(ecOD ;4a 13t 3b assign ecOl 229
Id (light), ;4a 13t 3b to light j 230
Id a, (light) ;4e 13t 3b get contents of output variable ; 231
out (0d0h),a
•








; wait 500 k (for z80a 4 ahz clock)
S
Id b, 100 ; 2a 7t 2b set value of outer loop counter
Id de,-l ;3a lOt 3b value by which inner loop is decreantd' 237
Id hi, 800 {3a lOt 3b starting couter value for inner loop
;
238
add hl,de ;3a lit lb decreaent inner loop
\
239
nop ;la 4t lb duaay inst. to aake inner loop =25t
;
240
JP c,i-2 ;3a lOt 3b juap to of inner loop until hl=0 241
djnz i-8 ;3a2 13t8 2b decreaent outer loop counter until bM) ; 242
ret ;3a lOt lb return to aonitor,exit off It - 243
ScOl: defb {reserve one byte for data
i
244
9c02: defb 2 {reserve one byte for data ; 245
Ii3
ec03: defb 1 {reserve one byte for data ; 246
fc04: defb 4 {reserve one byte for data ; 247
ec05: defb 7 {reserve one byte for data
;
246
org 32730 ;6 bit variable ttOl in raa ; 249





; =womtor section* ; 252
tepvsr:nop ;li 4t lb eark top of the polling loop ; 253






4a 13t 3b get contingency result ; 255
la 4t lb check if result true ; 256
5a 17t 3b if true execute task ; 257
if not true get next tabent or tabend to loop ; 256
call eeach5 ;5a I7t 3b test for contingency each5 ; 259
Id a, (each5) ;4a 13t 3b get contingency result ; 260
cp 11111111b |li 4t lb check if result true ; 261
call z, Soffit ;5a 17t 3b if true execute task ; 262
;if not true get next tabent or tabend to loop ; 263
call eeach5 ;5a> 17t 3b test for contingency each5 ; 264
Id a, (each5) ;4a lit 3b get contingency result ; 265
cp 11111111b ;la 4t lb check if result true ; 266
call z, Soffit ;5a 17t 3b if true execute task ; 267
jif not true get next tabent or tabend to loop ; 268
jp espvsr ;go to the top of the polling loop of aonitor table ; 269
; this space is deliberately void, this is a duaay primitive. ; 270
; this space is deliberately void, this is a duaay primitive. ; 271
f*iO:jp espvsr ;3a lOt 3b initialization of hardware is coaplete ; 272
; start top of tain aonitor loop | 273
end ;end of software listing ready for asseaty 274
Hflrtiw«rf U«rt
CAD80, Version 1.3f, Feb. 8, 1985
put z-80 cpu board in slot 1
aeeex high
































note nuaberiaf if froa left to right and froa top to bottom,
address spaa 0QOO-7fff
connect powersupply to card cage
put first prolog std 7303 keyboard/display card in slot 2





disconnect the following juaper pins
all others
address space 11000000, 1 1000001
put 16k ataory board in slot 3






address range for card is 4O00-7fff






























CAD80, Version 1.3f, Feb. 8, 1985
error! funmap detected no colon In primitive
37a.fixedwait (250)
funaap forcing colon into primitive
a.fixedwait (250:)
error t funaap detected no colon in primitive
44a.fixedwait (500)
funmap forcing colon into primitive
a.fixedwait (500:)
1 thia realization conaumea
and containa O chipa.
0.000 watt a of power
2 errora in cad80, reault
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APPENDIX G
SUMMARY OF TRANSLATOR ERRORS
This appendix contains a aunary of Translator arrors.
These errors are discussed in detail in section I I I.e. and
section IV. B. If the Translator undergoes maintenance in
the future, manual editing of primitive lists can be
eliminated during the course of developing controller
realizations.
1. Format errors relating to apecific primitives:





s.forcons -- value for max loop count muat be moved
from criteria section to argument section
current
:
s.forcons ( COUNT, 9C02,9C04, 903, 904 :8,8,8, 120)
should be:
s.forcons ( COUNT, 9C02,9C04, 903,904, 120:8,8,8)
a.whilestart and s.whilecon -- value for max loop count
must be moved from s.whilecon to s.whilestart









s.stboolwait and s.boolwait -- time period ahould be moved
from a.boolwait to s.stboolwait
current:
s.stboolwait (903:
s.boolwait (QT01, 903, 904:8, 1700)
should be:
s . stboolwait (903 , 1700 :
)
s.boolwait (9T01, 903, 904:8)
a.waitleast -- many new arguments should be added and CSDL
requires modification; time period must be
moved from criteria section to argument
116
aection and precision for integer variable




a. wait least (©TO 1,8: 500)
should be:
s.waitleast (0TO2,rTOl,905, 006, 500,1500: 8, 8)
1 -- variable to be used for loop counter
2 -- variable containing integer result
3 -- top label
4 -- bottom label
5 -- time period
6 -- max allowed time period
2. Translator code should be modified to handle time units
less than milliseconds since CSDL allows time units as
small as nanoseconds.
3. Consideration might be given to modify the Translator to
handle fractional numbers vice just integers.
Primitives in the Realization Volume would also require
modification if this were implemented.
4. The Translator's decision point for specifying 16 bit
constants vice 8 bit constants should be between 127 and
128, not the current 128 and 129.
5. The Translator should be modified to always specify an 8
bit precision for the boolean variable in a relational
primitive, such as a.eq, regardless of the precisions
specified for the other arguments.
6. Variables specified as type DUPLEX must be usable in
the CSDL statements, SENSE or ISSUE. Currently the
Translator generates syntax errors if this is attempted.
7. The primitive, s.not, can not be produced by the
Translator even though it is a valid primitive according
to Carson, author of the Translator.
8. If the CSDL statement for a <SIMPLE D0> is placed in the
contingency list section of a CSDL problem, the
Translator generates syntax errors. An example ia
'DO MANUAL 4', which means the task MANUAL, is fourth in
priority relative to other tasks listed in the
contingency list section of a CSDL problem.
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9. Syntax error messages must, be made easier to understand.
An example is the message "expected symbol list
follows", where the expected symbol list that follows is
a meaningless string of letters and other characters.
10. CSDL and the Translator should be modified to allow more
than one expression between s.stboolwait and s.boolwait
when a boolean wait construct is specified by a
designer. This would make it possible for the
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